データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AT697F データシート(PDF) 72 Page - ATMEL Corporation

部品番号 AT697F
部品情報  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F データシート(HTML) 72 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 68Page - ATMEL Corporation AT697F Datasheet HTML 69Page - ATMEL Corporation AT697F Datasheet HTML 70Page - ATMEL Corporation AT697F Datasheet HTML 71Page - ATMEL Corporation AT697F Datasheet HTML 72Page - ATMEL Corporation AT697F Datasheet HTML 73Page - ATMEL Corporation AT697F Datasheet HTML 74Page - ATMEL Corporation AT697F Datasheet HTML 75Page - ATMEL Corporation AT697F Datasheet HTML 76Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 155 page
background image
72
7703C–AERO–6/09
AT697F ADVANCE INFORMATION
Execution Mode
Reset Mode
When the RESET input is asserted for at least two cycles, the processor enters reset mode.
Under this mode, the CPU and all the peripherals are halted. Only the following registers are
affected by the reset. All other registers maintain their value or are undefined.
Table 26.
Register
Description
Reset Value
PC
program counter
0x0000 0000
nPC
new program counter
0x0000 0004
PSR
processor status register
et = 0
s = 1
CCR
cache control register
0x0000 0000
MCFG1 PRWDH
PROM bus width
PIO[1:0]
MCFG3 PE
PROM EDAC enable
PIO[2]
Reset Operation
When RESET is deasserted, execution restarts from address 0.
Debug Mode
Debug mode can be entered when the DSU is enabled through the external DSUEN pin. This
allows read/write access to all processor registers and caches memories. In debug mode, the
processor pipeline is held and the processor is controlled by the DSU.
Power-down/Idle
Mode
AT697 can be idled by writing any value to the power-down register. During power-down mode,
only the integer unit is halted. All other functions and peripherals operate as nominal.
When a single write to the idle register is performed, idle mode is entered on the next load
instruction. Idle mode is terminated when an unmasked interrupt with higher level than the cur-
rent processor interrupt level is pending. Then, the integer unit is re-enabled.
Here is a simple example allowing Idle mode entry :
! write any value to Idle register
st %g2,[%g1 + 0x18]
! enter Idle mode
ld [%o1 + 0x08],%g3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com