データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

X24C16 データシート(PDF) 7 Page - Xicor Inc.

部品番号 X24C16
部品情報  Serial E2PROM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  XICOR [Xicor Inc.]
ホームページ  http://www.xicor.com
Logo XICOR - Xicor Inc.

X24C16 データシート(HTML) 7 Page - Xicor Inc.

Back Button X24C16 Datasheet HTML 3Page - Xicor Inc. X24C16 Datasheet HTML 4Page - Xicor Inc. X24C16 Datasheet HTML 5Page - Xicor Inc. X24C16 Datasheet HTML 6Page - Xicor Inc. X24C16 Datasheet HTML 7Page - Xicor Inc. X24C16 Datasheet HTML 8Page - Xicor Inc. X24C16 Datasheet HTML 9Page - Xicor Inc. X24C16 Datasheet HTML 10Page - Xicor Inc. X24C16 Datasheet HTML 11Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
X24C16
7
READ OPERATIONS
Read operations are initiated in the same manner as
write operations with the exception that the R/
W bit of the
slave address is set to a one. There are three basic read
operations: current address read, random read and
sequential read.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condition
during the ninth cycle or hold SDA HIGH during the ninth
clock cycle and then issue a stop condition.
Current Address Read
Internally the X24C16 contains an address counter that
maintains the address of the last word accessed,
incremented by one. Therefore, if the last access (either
a read or write) was to address n, the next read operation
would access data from address n + 1. Upon receipt of
the slave address with the R/
W bit set to one, the
X24C16 issues an acknowledge and transmits the eight
bit word. The read operation is terminated by the master;
by not responding with an acknowledge and by issuing
a stop condition. Refer to Figure 7 for the sequence of
address, acknowledge and data transfer.
Random Read
Random read operations allow the master to access any
memory location in a random manner. Prior to issuing
the slave address with the R/
W bit set to one, the master
must first perform a “dummy” write operation. The mas-
ter issues the start condition, and the slave address
followed by the word address it is to read. After the word
address acknowledge, the master immediately reissues
the start condition and the slave address with the R/
W bit
set to one. This will be followed by an acknowledge from
the X24C16 and then by the eight bit word. The read
operation is terminated by the master; by not responding
with an acknowledge and by issuing a stop condition.
Refer to Figure 8 for the address, acknowledge and data
transfer sequence.
Figure 7. Current Address Read
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24C16
S
T
A
R
T
SLAVE
ADDRESS
S
S
T
O
P
P
A
C
K
DATA
3840 FHD F13
Figure 8. Random Read
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24C16
S
T
A
R
T
SLAVE
ADDRESS
S
S
T
O
P
P
A
C
K
A
C
K
A
C
K
WORD
ADDRESS n
SLAVE
ADDRESS
DATA n
S
T
A
R
T
S
3840 FHD F14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com