データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

68HC05CL48 データシート(PDF) 46 Page - Motorola, Inc

部品番号 68HC05CL48
部品情報  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MOTOROLA [Motorola, Inc]
ホームページ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 データシート(HTML) 46 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 42Page - Motorola, Inc 68HC05CL48 Datasheet HTML 43Page - Motorola, Inc 68HC05CL48 Datasheet HTML 44Page - Motorola, Inc 68HC05CL48 Datasheet HTML 45Page - Motorola, Inc 68HC05CL48 Datasheet HTML 46Page - Motorola, Inc 68HC05CL48 Datasheet HTML 47Page - Motorola, Inc 68HC05CL48 Datasheet HTML 48Page - Motorola, Inc 68HC05CL48 Datasheet HTML 49Page - Motorola, Inc 68HC05CL48 Datasheet HTML 50Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
LOW POWER MODES
MC68HC05CL48
6-2
REV 2.0
6.2
DATA-RETENTION MODE
The contents of RAM and CPU registers are retained at supply voltage as low as
2.0 VDC. This is called the data-retention mode where the data is held, but the
device is not guaranteed to operate. The RESET pin must be held low during
data-retention mode.
To put CPU into data retention mode with the lowest power:
Clear OSC_ON bit in OPTION register.
Run system with Oscillator clock.
Execute STOP instruction to put CPU in STOP mode.
Drive RESET pin to logical zero.
Lower the VDD voltage. The RESET must remain low continuously
during data retention mode.
To take the CPU out of data retention mode:
Return VDD to normal operating level.
Return the RESET pin to logical one.
6.3
COP WATCHDOG TIMER CONSIDERATIONS
If the COP Watchdog Timer is selected by setting the enable bit, any execution of
the STOP instruction (either intentional or inadvertent due to the CPU being
disturbed) will be executed as a WAIT instruction. It is because, if a STOP
instruction could be executed, while the COP was enabled. The STOP instruction
will cause the oscillator to halt and prevent the COP Watchdog Timer from timing
out. Therefore, the STOP instruction will put the MCU into WAIT mode, instead of
STOP mode, if COP is enabled.
If the COP Watchdog Timer is selected, the COP will reset the MCU when it times
out. Therefore, it is recommended that the COP Watchdog should be disabled for
a system that must have intentional uses of the WAIT Mode for periods longer
than the COP time-out period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com