910GL datasheet(211/426 Pages) INTEL

211 / 426 page

System Address Map

Datasheet

211

11.2

Main Memory Address Range (1 MB to TOLUD)

This address range extends from 1 MB to the top of physical memory that is permitted to be

accessible by the (G)MCH (as programmed by in the TOLUD register). All accesses to addresses

within this range will be forwarded by the (G)MCH to the main memory unless they fall into the

optional TSEG, optional ISA Hole, or optional IGD stolen VGA memory.

The (G)MCH provides a maximum main memory address decode space of 4 GB. The (G)MCH

does not remap APIC or PCI Express memory space. This means that as the amount of physical

memory populated in the system reaches 4 GB, there will be physical memory that exists, yet non-

addressable; therefore, this memory is unusable by the system.

The (G)MCH does not limit main memory address space in hardware.

Figure 11-3. Main Memory Address Range

Flash

Contains

programmable

windows, ICH6/PCI

ranges.

TOLUD

Main_Mem_Addr_G-P_Only

APIC

PCI Memory Range

0010_000h

IGD (1–32 MB, optional)

TSEG (1 MB / 2 MB /

8 MB, optional)

Main Memory

ISA Hole (optional)

Main Memory

DOS Compatibility

Memory

00F0_000h

0100_000h

0 MB

1 MB

15 MB

16 MB

4 GB Maximum

FFFF_FFFFh

11.2.1

ISA Hole (15 MB–16 MB)

BIOS can create a hole at 15 MB–16 MB. Accesses within this hole are forwarded to the DMI.

The range of physical main memory disabled by opening the hole is not remapped to the top of

the memory; that physical main memory space is not accessible. This 15 MB–16 MB hole is an

optionally enabled ISA hole.

910GL データシート(PDF) 211 Page - Intel Corporation

910GL データシート(HTML) 211 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード