AFS090 datasheet(35/334 Pages) MICROSEMI

35 / 334 page

Fusion Family of Mixed Signal FPGAs

R e visio n 2

2 - 19

Clocking Resources

The Fusion family has a robust collection of clocking peripherals, as shown in the block diagram in

Figure 2-16. These on-chip resources enable the creation, manipulation, and distribution of many clock

signals. The Fusion integrated RC oscillator produces a 100 MHz clock source with no external

components. For systems requiring more precise clock signals, the Fusion family supports an on-chip

crystal oscillator circuit. The integrated PLLs in each Fusion device can use the RC oscillator, crystal

oscillator, or another on-chip clock signal as a source. These PLLs offer a variety of capabilities to modify

the clock source (multiply, divide, synchronize, advance, or delay). Utilizing the CCC found in the popular

ProASIC3 family, Fusion incorporates six CCC blocks. The CCCs allow access to Fusion global and local

clock distribution nets, as described in the "Global Resources (VersaNets)" section on page 2-12.

Figure 2-16 • Fusion Clocking Options

Clock Out to FPGA Core through CCC

GLINT

GNDOSC

On-Chip

Off-Chip

VCCOSC

Crystal Oscillator

Clock I/Os

External

Crystal

External

Xtal Clock

PLL/

CCC

GLA

To Core

CLKOUT

NGMUX

GLC

From FPGA Core

100 MHz

RC Oscillator

XTAL1

XTAL2

AFS090 データシート(PDF) 35 Page - Microsemi Corporation

AFS090 データシート(HTML) 35 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード