データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

OMAP3530ECBC72 データシート(PDF) 181 Page - Texas Instruments

部品番号 OMAP3530ECBC72
部品情報  OMAP3530/25 Applications Processor: OMAP 3 Architecture
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

OMAP3530ECBC72 データシート(HTML) 181 Page - Texas Instruments

Back Button OMAP3530ECBC72 Datasheet HTML 177Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 178Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 179Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 180Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 181Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 182Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 183Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 184Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 185Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 264 page
background image
A1
A1
LPDDRDevice
RegionshouldencompassallLPDDRcircuitryandvariesdepending
onplacement.Non-LPDDRsignalsshouldnotberoutedonthe
LPDDRsignallayerswithintheLPDDRkeepoutregion.Non-LPDDR
signalsmayberoutedintheregionprovidedtheyareroutedon
layersseparatedfromLPDDRsignallayersbyagroundlayer.No
breaksshouldbeallowedinthereferencegroundlayersinthis
region.Inaddition,the1.8Vpowerplaneshouldcovertheentirekeep
outregion.
6.4.2.5 Net Classes
6.4.2.6 LPDDR Signal Termination
OMAP3530/25 Applications Processor
www.ti.com
SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009
Figure 6-20. LPDDR Keepout Region
Table 6-17 lists the clock net classes for the LPDDR interface. Table 6-18 lists the signal net classes, and
associated clock net classes, for the signals in the LPDDR interface. These net classes are used for the
termination and routing rules that follow.
Table 6-17. Clock Net Class Definitions
CLOCK NET CLASS
OMAP PIN NAMES
CK
sdrc_clk/sdrc_nclk
DQS0
sdrc_dqs0
DQS1
sdrc_dqs1
DQS2
sdrc_dqs2
DQS3
sdrc_dqs3
Table 6-18. Signal Net Class Definitions
CLOCK NET CLASS
ASSOCIATED CLOCK NET CLASS
OMAP PIN NAMES
sdrc_ba, sdrc_a, sdrc_ncs0, sdrc_ncas,
ADDR_CTRL
CK
sdrc_nras, sdrc_nwe, sdrc_cke0
DQ0
DQS0
sdrc_d, sdrc_dm0
DQ1
DQS1
sdrc_d, sdrc_dm1
DQ2
DQS2
sdrc_d, sdrc_dm2
DQ3
DQS3
sdrc_d, sdrc_dm3
No terminations of any kind are required in order to meet signal integrity and overshoot requirements.
Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only
type permitted. Table 6-19 shows the specifications for the series terminators.
Table 6-19. LPDDR Signal Terminations
NO.
PARAMETER
MIN
TYP
MAX
UNIT
NOTES
1
CK Net Class
0
10
See Note(1)
(1)
Only series termination is permitted, parallel or SST specifically disallowed.
Submit Documentation Feedback
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
181



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com