データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

OMAP3530ECBC72 データシート(PDF) 196 Page - Texas Instruments

部品番号 OMAP3530ECBC72
部品情報  OMAP3530/25 Applications Processor: OMAP 3 Architecture
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

OMAP3530ECBC72 データシート(HTML) 196 Page - Texas Instruments

Back Button OMAP3530ECBC72 Datasheet HTML 192Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 193Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 194Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 195Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 196Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 197Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 198Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 199Page - Texas Instruments OMAP3530ECBC72 Datasheet HTML 200Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 264 page
background image
dss_pclk
dss_vsync
dss_hsync
dss_acbias
dss_data[23:0]
DL4
DL5
DL3
DL0
DL2
DL1
030-061
OMAP3530/25 Applications Processor
SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009
www.ti.com
Figure 6-28. LCD Display in TFT Mode – HDTV Application(1)(2)(3)(4)
(1) The pixel data bus depends on the use of 8-, 9-, 12-, 16-, 18-, or 24-bit per pixel data output pins.
(2) The pixel clock frequency is programmable.
(3) All timings not illustrated in the waveform are programmable by software, control signal polarity, and driven edge of dss_pclk.
(4) For more information, see the DSS chapter in the OMAP35x Technical Reference Manual (TRM) [literature number SPRUF98.
6.5.2.1.2 LCD Display in STN Mode
Table 6-38 assumes testing over the recommended operating conditions (see Figure 6-29).
Table 6-38. LCD Display Switching Characteristics in STN Mode(3)(4)(5)
NO.
PARAMETER
OPP3
OPP2
UNIT
MIN
MAX
MIN
MAX
DL3
td(PCLKA-DATAV)
Delay time, dss_pclk active edge to dss_data
–6.9
6.9
–6.9
6.9
ns
bus valid
DL4
tc(PCLK)
Cycle time(2), dss_pclk
22.727
22.727
ns
DL5
tw(PCLK)
Pulse duration, dss_pclk low or high
0.45*P(1)
0.55*P(1)
0.45*P(1)
0.55*P(1)
ns
(1) P = dss_pclk period.
(2) The pixel clock frequency is software programmable via the pixel clock divider configuration from 1 to 255 division range in the
DISPC_DIVISOR register.
(3) The DSS in STN mode is used with 4 or 8 pins only; unused pixel data bits always remain low.
(4) The capacitive load is equivalent to 40 pF.
(5) For more information, see the DSS chapter in the OMAP35x Technical Reference Manual (TRM) [literature number SPRUF98.
196
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com