JS28F256P33BFE datasheet(40/90 Pages) MICRON

40 / 90 page

P33-65nm

Datasheet

Aug 2009

Order Number: 320003-08

11.1.8

Clock Edge

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK.

This clock edge is used at the start of a burst cycle, to output synchronous data, and to

assert/deassert WAIT.

11.1.9

Burst Wrap

The Burst Wrap (BW) bit determines whether 4, 8, or 16-word burst length accesses

wrap within the selected word-length boundaries or cross word-length boundaries.

When BW is set, burst wrapping does not occur (default). When BW is cleared, burst

wrapping occurs.

11.1.10

Burst Length

The Burst Length bits (BL[2:0]) selects the linear burst length for all synchronous burst

reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word, and

continuous word.

Continuous burst accesses are linear only, and do not wrap within any word length

boundaries (see Table 15, “Burst Sequence Word Ordering” on page 39). When a burst

cycle begins, the device outputs synchronous burst data until it reaches the end of the

“burstable” address space.

11.2

One-Time Programmable (OTP) Registers

The device contains 17 one-time programmable (OTP) registers that can be used to

implement system security measures and/or device identification. Each OTP register

can be individually locked.

The first 128-bit OTP Register is comprised of two 64-bit (8-word) segments. The lower

64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit

number. The other 64-bit segment, as well as the other sixteen 128-bit OTP Registers,

are blank. Users can program these registers as needed. Once programmed, users can

then lock the OTP Register(s) to prevent additional bit programming (see Figure 12,

“OTP Register Map” on page 41).

0-1-2-3

0-1-2-3-4-5-6-7

0-1-2-3-4…14-15

0-1-2-3-4-5-6-…

1-2-3-4

1-2-3-4-5-6-7-8

1-2-3-4-5…15-16

1-2-3-4-5-6-7-…

2-3-4-5

2-3-4-5-6-7-8-9

2-3-4-5-6…16-17

2-3-4-5-6-7-8-…

3-4-5-6

3-4-5-6-7-8-9-10

3-4-5-6-7…17-18

3-4-5-6-7-8-9-…

4-5-6-7-8-9-10-11

4-5-6-7-8…18-19

4-5-6-7-8-9-10…

5-6-7-8-9-10-11-12

5-6-7-8-9…19-20

5-6-7-8-9-10-11…

6-7-8-9-10-11-12-13

6-7-8-9-10…20-21

6-7-8-9-10-11-12-…

7-8-9-10-11-12-13-14

7-8-9-10-11…21-22

7-8-9-10-11-12-13…

14-15-16-17-18…28-29

14-15-16-17-18-19-20-

…

15-16-17-18-19…29-30

15-16-17-18-19-20-21-

…

Table 15: Burst Sequence Word Ordering (Sheet 2 of 2)

JS28F256P33BFE データシート(PDF) 40 Page - Micron Technology

JS28F256P33BFE データシート(HTML) 40 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

データシートダウンロード