データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TSV522IST データシート(PDF) 13 Page - STMicroelectronics

部品番号 TSV522IST
部品情報  High merit factor (1.15 MHz for 45 μA) CMOS op amps
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TSV522IST データシート(HTML) 13 Page - STMicroelectronics

Back Button TSV522IST Datasheet HTML 9Page - STMicroelectronics TSV522IST Datasheet HTML 10Page - STMicroelectronics TSV522IST Datasheet HTML 11Page - STMicroelectronics TSV522IST Datasheet HTML 12Page - STMicroelectronics TSV522IST Datasheet HTML 13Page - STMicroelectronics TSV522IST Datasheet HTML 14Page - STMicroelectronics TSV522IST Datasheet HTML 15Page - STMicroelectronics TSV522IST Datasheet HTML 16Page - STMicroelectronics TSV522IST Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 27 page
background image
TSV521, TSV522, TSV524, TSV521A, TSV522A, TSV524A
Application information
Doc ID 022743 Rev 1
13/27
4
Application information
4.1
Operating voltages
The amplifiers of the TSV52x series can operate from 2.7 to 5.5 V. Their parameters are
fully specified for 2.7, 3.3 and 5 V power supplies. However, the parameters are very stable
in the full VCC range and several characterization curves show the TSV52x device
characteristics at 2.7 V. Additionally, the main specifications are guaranteed in extended
temperature ranges from -40 to +125 °C.
4.2
Common mode voltage range
The TSV52x devices are built with two complementary PMOS and NMOS input differential
pairs. The devices have a rail-to-rail input and the input common mode range is extended
from VCC- - 0.1 V to VCC+ +0.1 V.
The N channel pair is active for input voltage close to the positive rail typically (VCC+ -0.7 V)
to 100 mv above the positive rail.
The P channel pair is active for input voltage close to the negative rail typically 100 mV
below the negative rail to VCC- +0.7 V.
And between VCC- + 0.7 V and VCC+ - 0.7 V the both N and P pairs are active.
When the both pairs work together it allows to increase the speed of the TSV52x device.
This architecture improves a lot the merit factor of the whole device. In the transition region,
the performance of CMR, SVR, Vio (Figure 25 and Figure 26) and THD is slightly degraded.
Figure 25.
Input offset voltage vs. input
common mode at VCC = 2.7 V
Figure 26.
Input offset voltage vs. input
common mode at VCC = 5.5 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com