データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AN4092 データシート(PDF) 23 Page - STMicroelectronics

部品番号 AN4092
部品情報  Low to mid range engine management
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4092 データシート(HTML) 23 Page - STMicroelectronics

Back Button AN4092 Datasheet HTML 19Page - STMicroelectronics AN4092 Datasheet HTML 20Page - STMicroelectronics AN4092 Datasheet HTML 21Page - STMicroelectronics AN4092 Datasheet HTML 22Page - STMicroelectronics AN4092 Datasheet HTML 23Page - STMicroelectronics AN4092 Datasheet HTML 24Page - STMicroelectronics AN4092 Datasheet HTML 25Page - STMicroelectronics AN4092 Datasheet HTML 26Page - STMicroelectronics AN4092 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 38 page
background image
AN4092
Configuration pins and unused IOs
Doc ID 023080 Rev 2
23/38
3
Configuration pins and unused IOs
In the SPC564Axx / SPC563Mxx there are many configuration pins, they allow to choose
the boot mode, the clock reference and the weak pull-up/pull-down configuration:
BOOTCFG0 (SPC564Axx only), BOOTCFG1
PLLREF
WKPCFG
RSTCFG (SPC564Axx only)
For legacy reasons, PLLCFG1 is still described in the documentation but there is no
configuration functionality assigned to this pin any longer.
After the reset those pins can be used as GPIO or any of the other functions available.
3.1
Boot modes (SPC564Axx)
BOOTCFG0 and BOOTCFG1 allow the selection of the boot mode. In the QFP176 package
only BOOTCFG1 is available outside while BOOTCFG0 is pulled low internally.
By default both signals are pulled down after reset. If needed, BOOTCFG pins must be
pulled high to VDDEH6. The reset controller latches the value on the BOOCFG[0:1] input to
the SIU_RSR (Reset Status Register) four clock cycles prior to the negation of RSTOUT.
The BAM reads the BOOTCFG status from the SIU_RSR and acts accordingly.
Boot from external bus interface is obviously possible only on the BGA324 package.
3.2
Boot modes (SPC563Mxx)
BOOTCFG1 allows the selection of the boot mode:
BOOTCFG = 0, internal boot (form FLASH)
BOOTCFG = 1, serial boot (eSCI / FlexCAN)
BOOTCFG1 is pulled down after reset by default.
3.3
Clock reference
As described in the section Section 2.2: Crystal or external reference, the PLLREF pin
determines the source of the reference clock, either crystal or external at the negation of the
/RSTOUT. During assertion of the /RSTOUT, the system clock switches to the input
Table 5.
Boot modes
BOOTCFG[0:1]
Boot Mode Name
00
Internal boot (from FLASH)
01
Serial boot (eSCI / FlexCAN)
10
External boot
11
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com