| データシートサーチシステム |
|
AN4192 データシート(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN4192 データシート(HTML) 21 Page - STMicroelectronics |
|
21 / 47 page ![]() AN4192 Low-side FET selection Doc ID 023820 Rev 1 21/47 In the following table the main electrical parameters of the two tested LS FETs are reported. The high-side FET used is called “HS”. As shown in the previous table, the “LS1” has higher RDS(on), but slightly lower total gate charge. In Figure 21 the relevant efficiency curves are depicted; at low output currents, the LS1, due to its slightly lower Qg and then switching/gate drive losses, has higher efficiency. But, at medium and heavy load conditions, the RDS(on) improvement makes “LS2” the best in terms of efficiency. Figure 21. Efficiency vs. Iout @ Vout = 1.25 V 3.2 CGD (Miller capacitance) The Miller capacitance (Cgd) plays a crucial role in the LS switching behavior improvement. As already known, before the HS turns on, the load current flows through the LS body-drain diode (deadtime) (Figure 22, green trace, I2). Table 3. Main electrical parameters BV [V] RDS(on) [mΩ]Qg,SW [nC] HS 25 13 8.5 LS1 30 6 15 LS2 25 5.2 18 AM16465V1 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |