データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0312 データシート(PDF) 146 Page - STMicroelectronics

部品番号 RM0312
部品情報  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 データシート(HTML) 146 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 142Page - STMicroelectronics RM0312 Datasheet HTML 143Page - STMicroelectronics RM0312 Datasheet HTML 144Page - STMicroelectronics RM0312 Datasheet HTML 145Page - STMicroelectronics RM0312 Datasheet HTML 146Page - STMicroelectronics RM0312 Datasheet HTML 147Page - STMicroelectronics RM0312 Datasheet HTML 148Page - STMicroelectronics RM0312 Datasheet HTML 149Page - STMicroelectronics RM0312 Datasheet HTML 150Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 275 page
background image
16-bit general purpose timer (TIM2/TIM3)
RM0312
146/275
DocID022352 Rev 3
17.7.3
Slave mode control register (TIMx_SMCR)
Address offset: 0x02
Reset value: 0x00
7
654
3210
MSM
TS[2:0]
Reserved
SMS[2:0]
rw
rw
rw
Bit 7 MSM: Master/slave mode
0: No action
1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization
between timers (through TRGO).
Bits 6:4 TS[2:0]: Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
000: Internal trigger ITR0 connected to TIM4 TRGO
001: Reserved
010: Internal trigger ITR2 connected to TIM3 TRGO
011: Internal trigger ITR3 connected to TIM2 TRGO
100: TI1 Edge Detector (TI1F_ED)
101: Filtered Timer Input 1 (TI1FP1)
110: Filtered Timer Input 2 (TI2FP2)
111: External Trigger input (ETRF)
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong
edge detections at the transition.
Bit 3 Reserved
Bits 2:0 SMS[2:0]: Clock/trigger/slave mode selection
When external signals are selected, the active edge of the trigger signal (TRGI) is linked to the polarity
selected on the external input (see Input Control register and Control register description).
000: Clock/trigger controler disabled - if CEN = ‘1’ then the prescaler is clocked directly by the
internal clock.
001: Reserved
010: Reserved
011: Reserved
100: Trigger reset mode - Rising edge of the selected trigger signal (TRGI) reinitializes the counter
and generates an update of the registers.
101: Gated Mode - The counter clock is enabled when the trigger signal (TRGI) is high. The counter
stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are
controlled.
110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only
the start of the counter is controlled.
111: External clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com