L7292 datasheet(19/60 Pages) STMICROELECTRONICS

19 / 60 page

DocID028601 Rev 1

19/60

L7292

Voltage regulators

6.5

BUCK5 switching regulator

Unless otherwise noted, typical values at TA = 25 °C, Vin = 5.0 V.

The max. values are at Tj = 125 °C and the worst case process.

Table 14. BUCK5 switching regulator

Parameter

Conditions

Min.

Typ.

Max. Unit

DC bias current

No load , PFM mode

µA

Output DC voltage range

Steady state, ILOAD < 1.6 A

0.7

1.3

Output voltage step size

Single step change

Load current range

Internal FET, steady state

1.6

Current limit threshold

Integrated FET current

4.0(1)

PFM current peak

Programmable

0.8(1)

DC line regulation

3.3 V < VSUP < 5 V, Iload = 1.6 A

0.5(1)

%/V

DC load regulation

While in PWM

PSR5CFG bit 7 = 1

0.1(1)

%/A

Switching frequency

Programmable

1.3

MHz

Output voltage accuracy

While in PWM

-2

Transient response

Load transient time = 10 µs. Referring to CCM,

Vout = 1.1 V, load current from 0 to 80% Imax.

±3(1)

Integrated high-side PFET RDS

Vin = 5 V



Vin = 3.3 V

105

Integrated low-side NFET RDS

Vin = 5 V

Vin = 3.3 V

Efficiency

Vin = 5.0 V, Vout = 1.1 V, Iload = 1 mA

82(2)

Vin = 3.3 V, Vout = 1.1 V, Iload = 1 mA

84(2)

Vin = 5.0 V, Vout = 1.1 V, Iload = 1.6 A

78(2)

Vin = 3.3 V, Vout = 1.1 V, Iload = 1.6 A

78(2)

FB input impedance

0.2



Input capacitor

4.7

µF

Output filter capacitor

µF

Output filter capacitor ESR



Output filter inductance

1.0

µH

1. Guaranteed by design.

2. Efficiency measured between the SUP5 PIN and BUCK5 POUT. L = 1

H, DC resistance max. = 0.036 .

L7292 データシート(PDF) 19 Page - STMicroelectronics

L7292 データシート(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシートダウンロード