TMS320C31PQL60 datasheet(24/48 Pages) TI

24 / 48 page

TMS320C31, TMS320LC31

DIGITAL SIGNAL PROCESSORS

SPRS035B – MARCH 1996 – REVISED JANUARY 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

loading when XF is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as

an output. The number shown in Figure 18 corresponds with the number in the NO. column of the table below.

timing parameters for loading the XF register when configured as an output pin (see Figure 18)

NO.

’LC31-33

’C31-40

’LC31-40

’C31-50

’C31-60

’C31-80

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

tv(H3H-XF)

Valid time, H3 high to XFx

Fetch Load

Decode

Read

Execute

OUTXFx Bit

(see Note A)

XFx Pin

1 or 0

Instruction

NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 18. Timing for Loading XF Register When Configured as an Output Pin

TMS320C31PQL60 データシート(PDF) 24 Page - Texas Instruments

TMS320C31PQL60 データシート(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

データシートダウンロード