| データシートサーチシステム |
|
DM6381F データシート(PDF) 6 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
DM6381F データシート(HTML) 6 Page - List of Unclassifed Manufacturers |
|
6 / 40 page ![]() DM336P V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set 6 Final Version: DM336P-DS-F02 August 15, 2000 DM6383 Pin Description Pin No. Pin Name I/O Description 1 - 8 UD0 - UD7 I/O Data Bus Signal, in internal modem: These signals are connected to the data bus of the PC I/O slot. They are used to transfer data between the PC and the DM6383. Modem Control Output, in external Modem: Memory address mapping of the controller is E800H. 9 /IOR I I/O Read: An active low signal used to read data from the DM6383. 10 GND P Ground 11 /IOW I I/O Write: An active low signal used to write data to DM6383. 12 /AEN I Address Enable: This is an active low signal to enable the system address for DM6383. 13 - 24 A11 - A0 I System Address: These signals are connected to the bus of PC I/O slot. They are used to select DM6383 I/O ports. 25, 36, 52, 100 VDD P +5V Power Supply 26, 27, 28, 29, 33 - 35 IRQ4, IRQ5, IRQ7, IRQ10, IRQ11, IRQ12, IRQ15 O Interrupt Request: These are 8 interrupt request pins. Only one pin, which is decoded from Configuration Register, can be activated, the other pins are left floating. The active pin will go high when an interrupt request is generated from the DM6383. 30 RESET I Reset: An active high signal used to power-on reset the DM6383. 31 XTAL1 I Crystal Oscillator Input 32 XTAL2 O Crystal Oscillator Output 37 TEST2 I Test Pin (see description of pin 99) 38 EAB/VP I External ROM Select: Should be connected to low state. 39 /RUCS O RX DSP Register Select Output: Memory address mapping of the controller is E400H. 40 CA16 O Bank Switch Control: This signal is used to switch external program memory between bank 0 (lower 64K bytes) and bank 1 (upper 64K bytes) when the EPROM for system use is 27010 (128Kx8 bits). Otherwise, this pin is not connected. 41, 68, 85, 96 GND P Ground 42 T0 I Controller Counter 0 Input 43 T1 I Controller Counter 1 Input 44 /RI I Ring Signal Input 45, 46, 48 - 51 P1.1, P1.2, P1.4 - P1.7 I/O Controller Port 1 I/O |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |