データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STS1TX データシート(PDF) 48 Page - STMicroelectronics

部品番号 STS1TX
部品情報  Industrial monitoring and control
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STS1TX データシート(HTML) 48 Page - STMicroelectronics

Back Button STS1TX Datasheet HTML 44Page - STMicroelectronics STS1TX Datasheet HTML 45Page - STMicroelectronics STS1TX Datasheet HTML 46Page - STMicroelectronics STS1TX Datasheet HTML 47Page - STMicroelectronics STS1TX Datasheet HTML 48Page - STMicroelectronics STS1TX Datasheet HTML 49Page - STMicroelectronics STS1TX Datasheet HTML 50Page - STMicroelectronics STS1TX Datasheet HTML 51Page - STMicroelectronics STS1TX Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 70 page
background image
MCU interface
STS1TX
48/70
DocID025109 Rev 1
10
MCU interface
Communication with the MCU goes through a standard 4-wire SPI interface and 4 GPIOs.
The device is able to provide a system clock signal to the MCU.
MCU performs the following operations:
Program the STS1TX in different operating modes by sending commands
Read and write buffered data, and status information from the SPI
Get interrupt requests from the GPIO pins
Apply external signals to the GPIO pins
10.1
Serial peripheral interface
The STS1TX is configured by a 4-wire SPI-compatible interface (CSn, SCLK, MOSI, and
MISO). More specifically:
CSn: chip select, active low
SCLK: bit clock
MOSI: data from MCU to STS1TX (STS1TX is the slave)
MISO: data from STS1TX to MCU (MCU is the master).
As the MCU is the master, it always drives the CSn and SCLK. According to the active
SCLK polarity and phase, the STS1TX SPI can be classified as mode 1 (CPOL=0,
CPHA=0), which means that the base value of SCLK is zero, data are read on the clock’s
rising edge and data are changed on the clock's falling edge. The MISO is in tri-state mode
when CSn is high. All transfers are done most significant bit first.
The SPI can be used to perform the following operations:
Write data (to registers or FIFO queue)
Read data (from registers or FIFO queue)
Write commands.
The SPI communication is supported in all the active states, and also during the low power
state: STANDBY and SLEEP (see Table 18: States).
When accessing the SPI interface, the two status bytes of the MC_STATE[1:0] registers are
sent to the MISO pin. The timing diagrams of the three operations above are reported
below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com