データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STGAP1STR データシート(PDF) 59 Page - STMicroelectronics

部品番号 STGAP1STR
部品情報  gapDRIVE™: galvanically isolated single gate driver
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STGAP1STR データシート(HTML) 59 Page - STMicroelectronics

Back Button STGAP1STR Datasheet HTML 55Page - STMicroelectronics STGAP1STR Datasheet HTML 56Page - STMicroelectronics STGAP1STR Datasheet HTML 57Page - STMicroelectronics STGAP1STR Datasheet HTML 58Page - STMicroelectronics STGAP1STR Datasheet HTML 59Page - STMicroelectronics STGAP1STR Datasheet HTML 60Page - STMicroelectronics STGAP1STR Datasheet HTML 61Page - STMicroelectronics STGAP1STR Datasheet HTML 62Page - STMicroelectronics STGAP1STR Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 67 page
background image
DocID027190 Rev 3
59/67
STGAP1S
Programming manual
67
9.2.7
STATUS2 register (low voltage side)
The STATUS2 is a read only register. The STATUS2 register has the structure of Table 49.
A description of the STATUS2 register bits is provided in Table 50.
9.2.8
STATUS3 register (low voltage side)
The STATUS3 is a read only register. The STATUS3 register has the structure of Table 51.
Table 49. STATUS2 register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
REGERRR
ASC
GATE
Default(1)
xx
x
x
x
1
0
0
Reset
x
x
x
x
x
0
0
0
1. Default value of the local copy of the register. The value will be updated according to the actual information from the
isolated side. The default is forced at the device power-up, when the registers are reset all the flags are forced low (no
failures).
Table 50. STATUS2 register description
Name
Bit
Fault
Latched
Force
“safe state”
Note
REGERRR
2
Register or communication error on isolated side.
It is forced high when:
– Programming procedure is not correctly
performed.
– Isolated interface communication fails.
– An unexpected register value change occurs in
one of the remote registers.
It is also latched at power-up/reset and from Sleep
state.
Always
Yes
This flag is
released when
a programming
procedure is
correctly
performed also.
ASC
1
ASC pin status.
When ASC pin is high the flag reports '1', otherwise
is '0'.
No
No
See details in
Section 7.12 on
page 36
GATE
0
Gate status flag.
When GON is active the flag is '1', when GOFF is
active it is '0'.
No
No
Table 51. STATUS3 register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DT_ERR
SPI_ERR
REGERRL
OVLOD
UVLOD
Default(1)
xx
x
0
0
1
0
1
Reset
x
x
x
0
0
0
0
0
1. The default is forced at the device power-up, when the registers are reset all the flags are forced low (no failures).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com