STV2050A datasheet(47/83 Pages) STMICROELECTRONICS

47 / 83 page

47/83

STV2050A - CONVERGENCE

9.1.3 Field Offset Canceller

This offset value is totalled after the gain correction. Its purpose is mainly to cancel the differ-

ential offset between all channels (see refer to Section 11 "ELECTRICAL LOOP" on page 55).

D2 Register: Fine horizontal

D3 Register: Fine vertical

The Field offset values are in two’s complement.

Note: During the vertical retrace, the field offset canceller values are the only correction values available

on the convergence outputs. Refer to Section 9.6 "NORMAL TV OPERATION MODE" on page 48.

9.2 DYNAMIC VALUES

Dynamic values are stored in register addresses 00 to CF in the three red, blue and green

banks. For their allocation, refer to Section 4.1 "CONVERGENCE CORRECTION VALUES"

on page 18.

The dynamic values can be adjusted from -512 to +511

9.3 INTERLACE

The interlace correction value is defined by the ICV[5:0] bits in the DA register.

This value is added to each convergence value in the field chosen by the IFA bit in the DA reg-

ister.

The interlace mode is enabled by the IIE bit in the DA register.

ORG[7:0]

Red Channel

OGH[7:0]

Green Channel

OBH[7:0]

Blue Channel

ORV[7:0]

Red Channel

OGV[7:0]

Green Channel

OBV[7:0]

Blue Channel

Binary Code

MSB --> LSB

-512

’00 0000 0000’

’10 0000 0000’

+512

’11 1111 1111’

IIE

0 = No interlace

1 = Interlace mode

STV2050A データシート(PDF) 47 Page - STMicroelectronics

STV2050A データシート(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

データシートダウンロード