データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TNETV1647GSTZWT データシート(PDF) 84 Page - Texas Instruments

Click here to check the latest version.
部品番号 TNETV1647GSTZWT
部品情報  Digital Media System-on-Chip
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV1647GSTZWT データシート(HTML) 84 Page - Texas Instruments

Back Button TNETV1647GSTZWT Datasheet HTML 80Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 81Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 82Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 83Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 84Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 85Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 86Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 87Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 88Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 236 page
background image
TMS320DM6441
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
www.ti.com
3.5.6.9
UART, VPFE, ATA, and GPIO Pin Multiplexing
Each UART has independent pin multiplexing control bits in the PINMUX1 register. The UART2 peripheral
may be used with or without the flow control signals. Table 3-30 shows how UART2 selection reduces the
width of the VPFE interface.
Setting the UART1 bit enables UART1 transmit and receive pin functionality. Since these are shared with
the ATA DMA handshake signals, enabling UART1 effectively disables the ATA DMA mode. However,
ATA PIO mode is still supported with UART1 enabled. This is shown in Table 3-31. If the ATA module is
not enabled, the pins are always configured for use by UART1.
Table 3-30. UART2, VPFE, and GPIO Pin Multiplexing
PINMUX1 REGISTER
MULTIPLEXED PINS
BIT FIELDS
CCD[15]/
CCD[14]/
CCD[13]/
CCD[12]/
UART2
U2FLO
CI[7]/
CI[6]/
CI[5]/
CI[4]/
UART_RXD2
UART_TXD2
UART_CTS2
UART_RTS2
CCD[15]/
CCD[14]/
CCD[13]/
CCD[12]/
0
-
CI[7](1)
CI[6](1)
CI[5](1)
CI[4](1)
UART_RXD2
UART_TXD2
CCD[13]/
CCD[12]/
1
0
CI[5](1)
CI[4](1)
1
1
UART_RXD2
UART_TXD2
UART_CTS2
UART_RTS2
(1)
Functionality set by VPFE operating mode.
Table 3-31. UART1 and ATA Pin Multiplexing
PINMUX0 AND PINMUX1
MULTIPLEXED PINS
REGISTER BIT FIELDS
UART_TXD1/
UART_RXD1/
ATAEN
UART1
DMACK
DMARQ
0
-
UART_TXD1
UART_RXD1
1
0
DMACK
DMARQ
1
1
UART_TXD1
UART_RXD1
As Table 3-32 shows, the UART0 pins are configurable for either UART0 transmit and receive data
functions or for GPIO.
Table 3-32. UART0 and GPIO Pin Multiplexing
PINMUX1
REGISTER BIT
MULTIPLEXED PINS
FIELD
UART_TXD0/
UART_RXD0/
UART0
GPIO[36]
GPIO[35]
0
GPIO[36]
GPIO[35]
1
UART_TXD0
UART_RXD0
84
Device Configurations
Copyright © 2006–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com