L6717ATR datasheet(34/57 Pages) STMICROELECTRONICS

34 / 57 page

Power manager I2C

L6717A

34/57

DocID024465 Rev 1

number modification after PWRGOOD rises to logic level “1”: the soft-start is then

implemented in interleaving mode with all the available phases enabled.

DPM is reset in case of DVID transition, SVI command that affects the CORE Section and

when LTB Technology

detects a load transient. After being reset, if the voltage across ILIM

is compatible, DPM is re-enabled after proper delay.

Delay in the intervention of DPM can be adjusted by properly sizing the filer across ILIM pin.

Increasing the capacitance results in increased delay in the DPM intervention.

Filter ILIM with 0.5 msec Typ.

Table 19. DPM, PSI and PSI_A Interactions

PSI_A

PSI_ON

DPM_ON

Working

mode

Comments

FullDPM1

Automatic phase number adjustment (4/3/2/1) according to the

load conditions. PSI flag is ignored.

Default condition.

FullDPM2

Automatic phase number adjustment (4/3/2) according to the

load conditions. PSI flag is ignored.

AutoPSI1

Automatic PSI according to the load conditions (4/1). PSI flag is

ignored.

AutoPSI2

Automatic PSI according to the load conditions (4/2). PSI flag is

ignored.

No Power

Management

DPM OFF, AutoPSI OFF, PSI PFlag ignored.

PSI1

DPM and AutoPSI disabled. PSI Flag, when asserted, makes

the IC working in single phase.

PSI2

DPM and AutoPSI disabled. PSI Flag, when asserted, makes

the IC working in dual phase.

L6717ATR データシート(PDF) 34 Page - STMicroelectronics

L6717ATR データシート(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

データシートダウンロード