ST7262XXX datasheet(83/139 Pages) STMICROELECTRONICS

83 / 139 page

ST7262xxx

83/139

Doc ID 6996 Rev 5

10.6 USB INTERFACE (USB)

10.6.1 Introduction

The USB Interface implements a low-speed func-

tion interface between the USB and the ST7 mi-

crocontroller. It is a highly integrated circuit which

includes the transceiver, 3.3 voltage regulator, SIE

and DMA. No external components are needed

apart from the external pull-up on USBDM for low

speed recognition by the USB host. The use of

DMA architecture allows the endpoint definition to

be completely flexible. Endpoints can be config-

ured by software as in or out.

10.6.2 Main Features

■ USB Specification Version 1.1 Compliant

■ Supports Low-Speed USB Protocol

■ Two or Three Endpoints (including default one)

depending on the device (see device feature list

and register map)

■ CRC

generation/checking,

NRZI

encoding/

decoding and bit-stuffing

■ USB Suspend/Resume operations

■ DMA Data transfers

■ On-Chip 3.3V Regulator

■ On-Chip USB Transceiver

10.6.3 Functional Description

The block diagram in Figure 50, gives an overview

of the USB interface hardware.

For general information on the USB, refer to the

“Universal Serial Bus Specifications” document

available at http//:www.usb.org.

Serial Interface Engine

The SIE (Serial Interface Engine) interfaces with

the USB, via the transceiver.

The SIE processes tokens, handles data transmis-

sion/reception, and handshaking as required by

the USB standard. It also performs frame format-

ting, including CRC generation and checking.

Endpoints

The Endpoint registers indicate if the microcon-

troller is ready to transmit/receive, and how many

bytes need to be transmitted.

DMA

When a token for a valid Endpoint is recognized by

the USB interface, the related data transfer takes

place, using DMA. At the end of the transaction, an

interrupt is generated.

Interrupts

By reading the Interrupt Status register, applica-

tion software can know which USB event has oc-

curred.

Figure 50. USB Block Diagram

CPU

MEMORY

Transceiver

3.3V

Voltage

Regulator

SIE

ENDPOINT

DMA

INTERRUPT

Address,

and interrupts

USBDM

USBDP

USBVCC

6 MHz

REGISTERS

data buses

USBGND

Obsolete

Product(s)

- Obsolete

Product(s)

ST7262XXX データシート(PDF) 83 Page - STMicroelectronics

ST7262XXX データシート(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード