ST7262XXX datasheet(93/139 Pages) STMICROELECTRONICS

93 / 139 page

93/139

Doc ID 6996 Rev 5

10-BIT A/D CONVERTER (ADC) (Cont’d)

To read only 8 bits, perform the following steps:

1. Wait for interrupt or poll the EOC bit

2. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-

CDRMSB is read.

To start another conversion, user should set the

ADON bit once again.

ADC Continuous Conversion mode

In the ADCCSR register:

1.Reset the ONE SHOT bit to put the A/D con-

verter in continuous mode.

2.Set the ADON bit to enable the A/D converter

and to start the first conversion. From this time

on, the ADC performs a continuous conversion

of the selected channel.

Note: Changing the A/D channel during conver-

sion will stop the current conversion and start con-

version of the newly selected channel.

When a conversion is complete:

– The EOC bit is set by hardware.

– An interrupt request is generated if the ITE bit

is set.

– The result is in the ADCDR registers and re-

mains valid until the next conversion has end-

ed.

To read the 10 bits, perform the following steps:

1. Wait for interrupt or poll the EOC bit

2. Read ADCDRLSB

3. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-

CDRMSB is read.

To read only 8 bits, perform the following steps:

1. Wait for interrupt

2. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-

CDRMSB is read.

Changing the conversion channel

The application can change channels during con-

version. In this case the current conversion is

stopped and the A/D converter starts converting

the newly selected channel.

ADCCR consistency

If an End Of Conversion event occurs after soft-

ware has read the ADCDRLSB but before it has

read the ADCDRMSB, there would be a risk that

the two values read would belong to different sam-

ples.

To guarantee consistency:

– The ADCDRMSB and the ADCDRLSB are

locked when the ADCCRLSB is read

– The ADCDRMSB and the ADCDRLSB are un-

locked when the MSB is read or when ADON

is reset.

Thus, it is mandatory to read the ADCDRMSB just

after reading the ADCDRLSB. This is especially

important in continuous mode, as the ADCDR reg-

ister will not be updated until the ADCDRMSB is

read.

10.7.4 Low Power Modes

Note: The A/D converter may be disabled by re-

setting the ADON bit. This feature allows reduced

power consumption when no conversion is need-

ed and between single shot conversions.

10.7.5 Interrupts

Note: The EOC interrupt event is connected to an

interrupt vector (see Interrupts chapter).

It generates an interrupt if the ITE bit is set in the

ADCCSR register and the interrupt mask in the CC

Mode

Description

WAIT

No effect on A/D Converter

HALT

A/D Converter disabled.

After wakeup from Halt mode, the A/D

Converter requires a stabilisation time

tSTAB (see Electrical Characteristics)

before accurate conversions can be

performed.

Interrupt Event

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

End of Conversion

EOC

ITE

Yes

Obsolete

Product(s)

- Obsolete

Product(s)

ST7262XXX データシート(PDF) 93 Page - STMicroelectronics

ST7262XXX データシート(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

ST7262XXX データシート(PDF) 93 Page - STMicroelectronics

ST7262XXX データシート(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード