データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 204 Page - Texas Instruments

部品番号 AM652X
部品情報  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 204 Page - Texas Instruments

Back Button AM652X Datasheet HTML 200Page - Texas Instruments AM652X Datasheet HTML 201Page - Texas Instruments AM652X Datasheet HTML 202Page - Texas Instruments AM652X Datasheet HTML 203Page - Texas Instruments AM652X Datasheet HTML 204Page - Texas Instruments AM652X Datasheet HTML 205Page - Texas Instruments AM652X Datasheet HTML 206Page - Texas Instruments AM652X Datasheet HTML 207Page - Texas Instruments AM652X Datasheet HTML 208Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 299 page
background image
MMC0 CLK
_
MMC0 CMD
_
MMC0 DAT[7:0]
_
HS2005
HS2005
HS2006
HS2006
HS2001
HS2002H
HS2002L
SPRSP08_MMC0_07
MMC0 CLK
_
MMC0 CMD
_
MMC0 DAT[7:0]
_
DDR1
DDR2
DDR2
DDR5
DDR5
DDR6
DDR6
DDR6
DDR6
DDR5
DDR5
DDR6
DDR6
SPRSP08_MMC0_06
204
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
(1) P = output MMC0_CLK period in ns
Figure 5-74. MMC0 SD Card Interface - JC64 High Speed DDR Transmitter Mode
Table 5-70 presents Timing requirements and Switching characteristics for MMC0 - JEDS84 HS200 in
receiver and transmitter mode (see Figure 5-75).
Table 5-70. Switching Characteristics for MMC0 - JEDS84 HS200 Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
HS2001
fop(clk)
Operating frequency, MMC0_CLK
Positive-edge
Reference Clock
192
MHz
HS2002H
tw(clkH)
Pulse duration, MMC0_CLK high
Positive-edge
Reference Clock
0.5*P -
0.43 (1)
ns
HS2002L
tw(clkL)
Pulse duration, MMC0_CLK low
Negative-edge
Reference Clock
0.5*P -
0.43 (1)
ns
HS2005
td(clkL-cmdV)
Delay time, MMC0_CLK falling clock edge to
MMC0_CMD transition
Negative-edge
Reference Clock
1.33
3.28
ns
HS2006
td(clkL-dV)
Delay time, MMC0_CLK falling clock edge to
MMC0_DAT[7:0] transition
Positive-edge
Reference Clock
1.33
3.28
ns
(1) P = output MMC0_CLK period in ns
Figure 5-75. MMC0 SD Card Interface - JEDS84 HS200 Transmitter Mode
5.11.5.16.2 MMC1—SD Card Interface
MMC1 interface is compliant with the SD Standard v3.01 and it supports the following SD Card
applications:
Default speed, SD Card, 4-bit data
High speed, SD Card, 4-bit data
UHS-I SDR12, SD Card, 4-bit data
UHS-I SDR25, SD Card, 4-bit data
UHS-I SDR50, SD Card, 4-bit data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com