GD25VQ64CSIG datasheet(39/63 Pages) GIGADEVICE

39 / 63 page

2.5V Uniform Sector

Dual and Quad Serial Flash

GD25VQ64C

7.29.

Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a

Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS2/SUS1

bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0

immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or

the page will complete the program operation. The Program/Erase Resume command will be ignored unless a

Program/Erase Suspend is active. The command sequence is show below.

Figure 34. Program/Erase Resume Sequence Diagram

7.30.

Erase Security Registers (44H)

The GD25VQ64C provides three 1024-byte Security Registers which can be erased and programmed individually. These

registers may be used by the system manufacturers to store security and other important information separately from the

main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must

previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low  sending Erase Security Registers command  3-byte

address on SI  CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of

the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as

CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tSE) is initiated. While the Erase Security

Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The

Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some

unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit

(LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security

Address

A23-16

A15-12

A11-10

A9-0

Security Register #1

00H

0 0 0 x

0 0

Byte Address

Security Register #2

00H

0 0 1 0

0 0

Byte Address

Security Register #3

00H

0 0 1 1

0 0

Byte Address

Command

7AH

CS#

SCLK

Resume Erase/Program

GD25VQ64CSIG データシート(PDF) 39 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ64CSIG データシート(HTML) 39 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

データシートダウンロード

リンク URL

GD25VQ64CSIG データシート(PDF) 39 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ64CSIG データシート(HTML) 39 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

データシート ダウンロード

リンク URL

データシートダウンロード