データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 220 Page - Texas Instruments

部品番号 AM652X
部品情報  Processors Silicon Revision 1.0
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 220 Page - Texas Instruments

Back Button AM652X Datasheet HTML 216Page - Texas Instruments AM652X Datasheet HTML 217Page - Texas Instruments AM652X Datasheet HTML 218Page - Texas Instruments AM652X Datasheet HTML 219Page - Texas Instruments AM652X Datasheet HTML 220Page - Texas Instruments AM652X Datasheet HTML 221Page - Texas Instruments AM652X Datasheet HTML 222Page - Texas Instruments AM652X Datasheet HTML 223Page - Texas Instruments AM652X Datasheet HTML 224Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 277 page
background image
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
OSPI_DQS
OSPI_D[i:0]
O16
O15
OSPI_TIMING_04
OSPI_CLK
OSPI_D[i:0]
O14
O13
OSPI_TIMING_03
220
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2019, Texas Instruments Incorporated
(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
(2) This Hold time requirement is larger than the Hold time provided by a typical flash device. Therefore, the trace length between the SoC
and flash device must be sufficiently long enough to ensure that the Hold time is met at the SoC. The length of the SoC's external
loopback clock (OSPI_LBCLKO to OSPI_DQS) may need to be shortened to compensate.
Figure 5-86. OSPI Timing Requirements - DDR, No Loopback Clock and Internal Pad Loopback Clock
Figure 5-87. OSPI Timing Requirements - DDR, External Loopback Clock and DQS
Table 5-87. OSPI Timing Requirements - SDR Mode (1)
NO.
PARAMET
ER
DESCRIPTION
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, D[i:0] valid before active CLK
edge
1.8V, No Loopback Clock
-2.18
ns
3.3V, No Loopback Clock
-1.7
ns
O20
th(CLK-D)
Hold time, D[i:0] valid after active CLK edge
1.8V, No Loopback Clock
7.62
ns
3.3V, No Loopback Clock
8.1
ns
O21
tsu(D-LBCLK)
Setup time, D[i:0] valid before active LBCLK
input (DQS) edge
1.8V, External Board Loopback Clock
-3.24
ns
3.3V, External Board Loopback Clock
-2.72
ns
O22
th(LBCLK-D)
Hold time, D[i:0] valid after active LBCLK
input (DQS) edge
1.8V, External Board Loopback Clock
3.81
ns
3.3V, External Board Loopback Clock
4.33
ns
(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
Figure 5-88. OSPI Timing Requirements - SDR, No Loopback Clock and Internal Pad Loopback Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com