データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8S データシート(PDF) 444 Page - STMicroelectronics

部品番号 STM8S
部品情報  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S データシート(HTML) 444 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 440Page - STMicroelectronics STM8S Datasheet HTML 441Page - STMicroelectronics STM8S Datasheet HTML 442Page - STMicroelectronics STM8S Datasheet HTML 443Page - STMicroelectronics STM8S Datasheet HTML 444Page - STMicroelectronics STM8S Datasheet HTML 445Page - STMicroelectronics STM8S Datasheet HTML 446Page - STMicroelectronics STM8S Datasheet HTML 447Page - STMicroelectronics STM8S Datasheet HTML 448Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 444 / 467 page
background image
Analog/digital converter (ADC)
RM0016
444/467
DocID14587 Rev 14
24.11.4
ADC configuration register 1 (ADC_CR1)
Address offset: 0x21
Reset value: 0x00
7
654
3210
Reserved
SPSEL[2:0]
Reserved
CONT
ADON
r
rw
rw
rw
r
rw
rw
Bit 7 Reserved, always read as 0.
Bits 6:4 SPSEL[2:0]: Prescaler selection
These control bits are written by software to select the prescaler division factor.
000: fADC = fMASTER/2
001: fADC = fMASTER/3
010: fADC = fMASTER/4
011: fADC = fMASTER/6
100: fADC = fMASTER/8
101: fADC = fMASTER/10
110: fADC = fMASTER/12
111: fADC = fMASTER/18
See Section 24.5.2 on page 431.
Note: It is recommended to change the SPSEL bits when ADC is in power down. This is because
internally there can be a glitch in the clock during this change. Otherwise the user is required to
ignore the 1st converted result if the change is done when ADC is not in power down.
Bits 3:2 Reserved, always read as 0.
Bit 1 CONT: Continuous conversion
This bit is set and cleared by software. If set, conversion takes place continuously till this bit is reset
by software.
0: Single conversion mode
1: Continuous conversion mode
Bit 0 ADON: A/D Converter on/off
This bit is set and reset by software. This bit must be written to wake up the ADC from power down
mode and to trigger the start of conversion. If this bit holds a value of 0 and a 1 is written to it then it
wakes the ADC from power down mode. Conversion starts when this bit holds a value of 1 and a 1 is
written to it. As soon as the ADC is powered on, the output stage of the selected channel is disabled.
0: Disable ADC conversion/calibration and go to power down mode.
1: Enable ADC and to start conversion
Note: If any other bit in this register apart from ADON is changed at the same time, then conversion is
not triggered. This is to prevent triggering an erroneous conversion.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com