STM8S datasheet(68/467 Pages) STMICROELECTRONICS

部品番号	STM8S

部品情報	STM8S Series and STM8AF Series 8-bit microcontrollers

PDF	467 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

68 / 467 page

Interrupt controller (ITC)

RM0016

68/467

DocID14587 Rev 14

6.9

ITC and EXTI registers

6.9.1

CPU condition code register interrupt bits (CCR)

Address: refer to the general hardware register map table in the datasheet.

Reset value: 0x28

654

3210

V–

Bits 5, 3(1) I[1:0]: Software interrupt priority bits(2)

These two bits indicate the software priority of the current interrupt request. When an interrupt

request occurs, the software priority of the corresponding vector is loaded automatically from the

software priority registers (ITC_SPRx).

The I[1:0] bits can be also set/cleared by software using the RIM, SIM, HALT, WFI, IRET or

PUSH/POP instructions (see Figure 16: Nested interrupt management).

Priority

Level

Level 0 (main)

Low

High

Level 1

Level 2

Level 3 (= software priority disabled*)

1. Refer to the central processing section for details on the other CCR bits.

2. TLI, TRAP and RESET events can interrupt a level-3 program.

STM8S データシート(PDF) 68 Page - STMicroelectronics