STM8S datasheet(199/467 Pages) STMICROELECTRONICS

199 / 467 page

DocID14587 Rev 14

199/467

RM0016

16-bit advanced control timer (TIM1)

261

Channel configured in output

654

3210

OC1CE

OC1M[2:0]

OC1PE

OC1FE

CC1S[1:0]

Bit 7 OC1CE: Output compare 1 clear enable

This bit is used to enable the clearing of the channel 1 output compare signal (OC1REF) by an

external event on the TIM1_ETR pin (see Section 17.5.9 on page 184).

0: OC1REF is not affected by the ETRF input signal (derived from the TIM1_ETR pin)

1: OC1REF is cleared as soon as a high level is detected on ETRF input signal (derived from the

TIM1_ETR pin).

Bits 6:4 OC1M: Output compare 1 mode

These bits define the behavior of the output reference signal, OC1REF, from which OC1 is derived.

OC1REF is active high whereas OC1 active level depends on the CC1P bit.

000: Frozen - The comparison between the output compare register TIM1_CCR1 and the counter

001: Set channel 1 to active level on match - OC1REF signal is forced high when the counter

010: Set channel 1 to inactive level on match - OC1REF signal is forced low when the counter

011: Toggle - OC1REF toggles when TIM1_CNT = TIM1_CCR1

100: Force inactive level - OC1REF is forced low

101: Force active level - OC1REF is forced high

110: PWM mode 1 - In up-counting, channel 1 is active as long as TIM1_CNT < TIM1_CCR1,

otherwise, the channel is inactive. In down-counting, channel 1 is inactive (OC1REF = 0) as long as

TIM1_CNT > TIM1_CCR1, otherwise, the channel is active (OC1REF = 1).

111: PWM mode 2 - In up-counting, channel 1 is inactive as long as TIM1_CNT < TIM1_CCR1,

otherwise, the channel is active. In down-counting, channel 1 is active as long as TIM1_CNT >

TIM1_CCR1, otherwise, the channel is inactive.

Note: These bits can no longer be modified while LOCK level 3 has been programmed (LOCK bits in

TIM1_BKR register) and CC1S = 00 (the channel is configured in output).

In PWM mode 1 or 2, the OCiREF level changes only when the result of the comparison

changes or when the output compare mode switches from “frozen” mode to “PWM” mode (refer

to PWM mode on page 174 for more details).

On channels that have a complementary output, this bitfield is preloaded. If the CCPC bit is set

in the TIM1_CR2 register, the OCM active bits take the new value from the preload bits only

when a COM is generated.

STM8S データシート(PDF) 199 Page - STMicroelectronics

STM8S データシート(HTML) 199 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード