データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8S データシート(PDF) 262 Page - STMicroelectronics

部品番号 STM8S
部品情報  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S データシート(HTML) 262 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 258Page - STMicroelectronics STM8S Datasheet HTML 259Page - STMicroelectronics STM8S Datasheet HTML 260Page - STMicroelectronics STM8S Datasheet HTML 261Page - STMicroelectronics STM8S Datasheet HTML 262Page - STMicroelectronics STM8S Datasheet HTML 263Page - STMicroelectronics STM8S Datasheet HTML 264Page - STMicroelectronics STM8S Datasheet HTML 265Page - STMicroelectronics STM8S Datasheet HTML 266Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 262 / 467 page
background image
Serial peripheral interface (SPI)
RM0016
262/467
DocID14587 Rev 14
20
Serial peripheral interface (SPI)
20.1
SPI introduction
The serial peripheral interface (SPI) allows half/ full duplex, synchronous, serial
communication with external devices. The interface can be configured as the master and in
this case it provides the communication clock (SCK) to the external slave device. The
interface is also capable of operating in multi-master configuration.
It may be used for a variety of purposes, including simplex synchronous transfers on 2 lines
with a possible bidirectional data line or reliable communication using CRC checking.
20.2
SPI main features
Full duplex synchronous transfers (on 3 lines)
Simplex synchronous transfers on 2 lines with or without a bidirectional data line
Master or slave operation
8 Master mode frequencies (fMASTER/2 max.)
Slave mode frequency (fMASTER/2 max.)
Faster communication - Maximum SPI speed: 10 MHz
NSS management by hardware or software for both master and slave
Programmable clock polarity and phase
Programmable data order with MSB-first or LSB-first shifting
Dedicated transmission and reception flags with interrupt capability
SPI bus busy status flag
Master mode fault and overrun flags with interrupt capability
Hardware CRC feature for reliable communication:
CRC value can be transmitted as last byte in Tx mode
CRC error checking for last received byte
Wakeup capability:
The MCU wakes up from Low power mode in full or half duplex transmit-only modes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com