STM8S datasheet(355/467 Pages) STMICROELECTRONICS

355 / 467 page

DocID14587 Rev 14

355/467

RM0016

Universal asynchronous receiver transmitter (UART)

377

When checking this time-out, the slave node is desynchronized for the reception of the LIN

Break and Synch fields. Consequently, a margin must be allowed, taking into account the

worst case: This occurs when the LIN identifier lasts exactly 10 TBIT_MASTER periods. In

this case, the LIN Break and Synch fields last 49 - 10 = 39 TBIT_MASTER periods.

Assuming the slave measures these first 39 bits with a desynchronized clock of 15.5%. This

leads to a maximum allowed Header Length of:

39 x (1/0.845) TBIT_MASTER + 10 TBIT_MASTER

= 56.15 TBIT_SLAVE

A margin is provided so that the time-out occurs when the header length is greater than 57

TBIT_SLAVE periods. If it is less than or equal to 57 TBIT_SLAVE periods, then no time-out

occurs.

Mute mode and errors

In mute mode, if an LHE error occurs during the analysis of the LIN Synch Field or if a LIN

Header Time-out occurs then the LHE bit is set but it does not wake up from mute mode. In

this case, the current header analysis is discarded. If needed, the software has to reset the

LSF bit. Then the UART searches for a new LIN header.

In mute mode, if a framing error occurs on a data (which is not a break), it is discarded and

the FE bit is not set.

Any LIN header which respects the following conditions causes a wake-up from mute mode:

•

A valid LIN Break and Delimiter

•

A valid LIN Synch Field (without deviation error)

•

A LIN Identifier Field without framing error. Note that a LIN parity error on the LIN

Identifier Field does not prevent wake-up from mute mode.

•

No LIN Header Time-out should occur during Header reception.

22.4.3

Slave mode with automatic resynchronization enabled

This mode is similar to slave mode as described in Section 22.4.2: Slave mode with

automatic resynchronization disabled, with the addition of automatic resynchronization

enabled by the LASE bit. In this mode UART adjusts the baudrate generator after each

Synch Field reception.

Note:

This feature is only available at UART2, UART3 and UART4.

Automatic resynchronization

When automatic resynchronization is enabled, after each LIN Break, the time duration

between 5 falling edges on RDI is sampled on fMASTER and the result of this measurement

is stored in an internal 19-bit register called SM (not user accessible) (See Figure 135).

Then the UARTDIV value (and its associated BRR1 and BRR2 registers) are automatically

updated at the end of the fifth falling edge. During LIN Synch field measurement, the UART

state machine is stopped and no data is transferred to the data register.

STM8S データシート(PDF) 355 Page - STMicroelectronics

STM8S データシート(HTML) 355 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード