データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8S データシート(PDF) 372 Page - STMicroelectronics

部品番号 STM8S
部品情報  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S データシート(HTML) 372 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 368Page - STMicroelectronics STM8S Datasheet HTML 369Page - STMicroelectronics STM8S Datasheet HTML 370Page - STMicroelectronics STM8S Datasheet HTML 371Page - STMicroelectronics STM8S Datasheet HTML 372Page - STMicroelectronics STM8S Datasheet HTML 373Page - STMicroelectronics STM8S Datasheet HTML 374Page - STMicroelectronics STM8S Datasheet HTML 375Page - STMicroelectronics STM8S Datasheet HTML 376Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 372 / 467 page
background image
Universal asynchronous receiver transmitter (UART)
RM0016
372/467
DocID14587 Rev 14
22.7.10
Control register 6 (UART_CR6)
Address offset: 0x09
Reset value: 0x00
Note:
This register is not available for UART1.
7
654
3210
LDUM
Reserved
LSLV
LASE
Reserved
LHDIEN
LHDF
LSF
rw
r
rw
rw
r
rw
rc_w0
rc_w0
Bit 7 LDUM: LIN Divider Update Method
0: LDIV is updated as soon as BRR1 is written (if no automatic resynchronization update occurs at
the same time).
1: LDIV is updated at the next received character (when RXNE=1) after a write to the BRR1 register.
LDIV is coded using the two register BRR1 and BRR2
This bit is reset by hardware once LDIV is updated with the measured baud rate at the end of the
synch field.
Bit 6 Reserved
Bit 5 LSLV: LIN Slave Enable
0: LIN Master Mode
1: LIN Slave Mode
Bit 4 LASE: LIN automatic resynchronisation enable
0: LIN automatic resynchronization disabled
1: LIN automatic resynchronization enabled
Bit 3 Reserved
Bit 2 LHDIEN: LIN Header Detection Interrupt Enable.
Header interrupt mask.
0: LIN header detection interrupt disabled
1: LIN header detection interrupt enabled
Bit 1 LHDF: LIN Header Detection Flag.
This bit is set by hardware when a LIN header is detected in LIN slave mode and cleared by
software writing 0.
0: LIN Header not detected
1: LIN Header detected (Break+Sync+Ident)
An interrupt is generated when LHDF=1 if LHDIEN=1
Bits 0 LSF: LIN Sync Field
This bit indicates that the LIN Synch Field is being analyzed. It is only used in LIN Slave mode. In
automatic resynchronization mode (LASE bit=1), when the UART is in the LIN Synch Field State it
waits or counts the falling edges on the RDI line.
It is set by hardware as soon as a LIN Break is detected and cleared by hardware when the LIN
Synch Field analysis is finished. This bit can also be cleared by software writing 0 to exit LIN Synch
State and return to idle mode.
0: The current character is not the LIN Synch Field
1: LIN Synch Field State (LIN Synch Field undergoing analysis)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com