データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC3541 データシート(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC3541
部品情報  ADC354x 14-bit, 10-MSPS to 65-MSPS, Low-noise, Ultra-low Power ADC
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3541 データシート(HTML) 12 Page - Texas Instruments

Back Button ADC3541 Datasheet HTML 8Page - Texas Instruments ADC3541 Datasheet HTML 9Page - Texas Instruments ADC3541 Datasheet HTML 10Page - Texas Instruments ADC3541 Datasheet HTML 11Page - Texas Instruments ADC3541 Datasheet HTML 12Page - Texas Instruments ADC3541 Datasheet HTML 13Page - Texas Instruments ADC3541 Datasheet HTML 14Page - Texas Instruments ADC3541 Datasheet HTML 15Page - Texas Instruments ADC3541 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 68 page
background image
6.8 Timing Requirements
Typical values are over the operating free-air temperature range, at TA = 25°C, full temperature range is TMIN = –
40°C to TMAX = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, and –1-
dBFS differential input, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
ADC Timing Specifications
tAD
Aperture delay
TBD
ns
tAD
Aperure delay variation
TBD
ns
tA
Aperture jitter
square wave clock with fast edges
180
fs
tACQ
Signal acquisition period, referenced to
sampling clock falling edge
FS = 10 Msps
-TS/2
Sampling
Clock
Period
FS = 25 Msps
-TS/2
FS = 65 Msps
-TS/4
tCONV
Signal conversion period, referenced to
sampling clock falling edge
FS = 10 Msps
+TS ×
1/5
Sampling
Clock
Period
FS = 25 Msps
+TS ×
3/8
FS = 65 Msps
+TS ×
5/8
Wake up
time
Time to valid data after coming out of power
down. Internal reference.
Bandgap reference enabled, single ended
clock
TBD
us
Bandgap reference enabled, differential clock
TBD
Bandgap reference disabled, single ended
clock
TBD
ms
Bandgap reference disabled, differential clock
TBD
Time to valid data after coming out of power
down. External 1.6V reference.
Bandgap reference enabled, single ended
clock
9.5
us
Bandgap reference enabled, differential clock
14
Bandgap reference disabled, single ended
clock
TBD
ms
Bandgap reference disabled, differential clock
TBD
tS,SYNC
Setup time for SYNC input signal
Referenced to sampling clock rising edge
500
ps
tH,SYNC
Hold time for SYNC input signal
600
ADC
Latency
Signal input to data output
SDR CMOS
1
Clock
cycles
DDR CMOS
1
Serialized CMOS: 2-wire
2
Serialized CMOS: 1-wire
1
Add.
Latency
Real decimation by 2
21
Output
clock
cycles
Complex decimation by 2
22
Real or complex decimation by 4, 8, 16, 32
23
Scrambling
3
ADC3541
SBAS840 – JULY 2020
www.ti.com
12
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: ADC3541



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com