データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ISM303DAC データシート(PDF) 58 Page - STMicroelectronics

部品番号 ISM303DAC
部品情報  High-performance, low-power, compact 3D accelerometer and 3D magnetometer module
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISM303DAC データシート(HTML) 58 Page - STMicroelectronics

Back Button ISM303DAC Datasheet HTML 54Page - STMicroelectronics ISM303DAC Datasheet HTML 55Page - STMicroelectronics ISM303DAC Datasheet HTML 56Page - STMicroelectronics ISM303DAC Datasheet HTML 57Page - STMicroelectronics ISM303DAC Datasheet HTML 58Page - STMicroelectronics ISM303DAC Datasheet HTML 59Page - STMicroelectronics ISM303DAC Datasheet HTML 60Page - STMicroelectronics ISM303DAC Datasheet HTML 61Page - STMicroelectronics ISM303DAC Datasheet HTML 62Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 80 page
background image
Register description
ISM303DAC
58/80
DocID030988 Rev 2
8.6
CTRL4_A (23h)
Control register 4 (r/w): interrupt 1 configuration
Table 41. CTRL4_A register
Table 42. CTRL4_A register description
8.7
CTRL5_A (24h)
Control register 5 (r/w): interrupt 2 configuration
Table 43. CTRL5_A register
Table 44. CTRL5_A register description
0(1)
1. This bit must be set to '0' for correct device operation.
INT1_S_TAP
INT1_WU INT1_FF INT1_TAP INT1_6D INT1_FTH INT1_DRDY
INT1_S_TAP Single-tap recognition is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_WU
Wakeup recognition is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_FF
Free-fall recognition is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_TAP
Double-tap recognition is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_6D
6D recognition is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_FTH
FIFO threshold interrupt is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
INT1_DRDY Data-Ready is routed on INT1 pad. Default value: 0
(0: disabled; 1: enabled)
DRDY_
PULSED
INT2_
BOOT
INT2_
ON_INT1
0(1)
1. This bit must be set to '0' for correct device operation.
0(1)
0(1)
INT2_
FTH
INT2_
DRDY
DRDY_
PULSED
Data-ready interrupt mode selection: latched mode / pulsed mode. Default value: 0
(0: latched mode; 1: pulsed mode for data-ready)
INT2 _BOOT
Boot state routed on INT2 pad. Default value: 0
(0: disabled; 1: enabled)
INT2 _ON INT1 All signals routed on INT2 are also routed on INT1. Default value: 0
(0: disabled; 1: enabled)
INT2_FTH
FIFO threshold interrupt is routed on INT2 pad. Default value: 0
(0: disabled; 1: enabled)
INT2_DRDY
Data-Ready is routed on INT2 pad. Default value: 0
(0: disabled; 1: enabled)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com