データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ISM303DAC データシート(PDF) 70 Page - STMicroelectronics

部品番号 ISM303DAC
部品情報  High-performance, low-power, compact 3D accelerometer and 3D magnetometer module
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISM303DAC データシート(HTML) 70 Page - STMicroelectronics

Back Button ISM303DAC Datasheet HTML 66Page - STMicroelectronics ISM303DAC Datasheet HTML 67Page - STMicroelectronics ISM303DAC Datasheet HTML 68Page - STMicroelectronics ISM303DAC Datasheet HTML 69Page - STMicroelectronics ISM303DAC Datasheet HTML 70Page - STMicroelectronics ISM303DAC Datasheet HTML 71Page - STMicroelectronics ISM303DAC Datasheet HTML 72Page - STMicroelectronics ISM303DAC Datasheet HTML 73Page - STMicroelectronics ISM303DAC Datasheet HTML 74Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 80 page
background image
Register description
ISM303DAC
70/80
DocID030988 Rev 2
8.35
CFG_REG_A_M (60h)
The configuration register is used to configure the output data rate and the measurement
configuration.
Table 87. CFG_REG_A_M register
Table 88. CFG_REG_A_M register description
COMP_
TEMP_EN
REBOOT
SOFT_RST
LP
ODR1
ODR0
MD1
MD0
COMP_
TEMP_EN(1)
1. For proper operation, this bit must be set to '1'.
Enable the magnetometer temperature compensation. Default value: 0
(0: temperature compensation disabled; 1: temperature compensation enabled)
REBOOT
Reboot magnetometer memory content. Default value: 0
(0: normal mode; 1: reboot memory content)
SOFT_RST
When this bit is set, the configuration registers and user registers are reset.
Flash registers keep their values.
LP
Low-power mode enable. Default: 0
0: high-resolution mode 1: low-power mode enabled
ODR[1:0]
Output data rate configuration (see Table 89: Output data rate configuration)
MD[1:0]
Mode select bit. These bits select the mode of operation of the device (see
Table 90: System mode)
Table 89. Output data rate configuration
ODR1
ODR0
ODR (Hz)
0
0
10 (default)
01
20
10
50
1
1
100
Table 90. System mode
MD1
MD0
Mode
00
Continuous mode. In continuous mode the device continuously
performs measurements and places the result in the data register.
The data-ready signal is generated when a new data set is ready to
be read. This signal can be available on the external pin by setting
the INT_MAG bit in CFG_REG_C_M (62h).
01
Single mode. When single mode is selected, the device performs a
single measurement, sets DRDY high and returns to idle mode.
Mode register return to idle mode bit values.
1
0
Idle mode. Device is placed in idle mode. I2C and SPI active.
1
1
Idle mode. Device is placed in idle mode. I2C and SPI active.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com