データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9546/PCBZ データシート(PDF) 110 Page - Analog Devices

部品番号 AD9546/PCBZ
部品情報  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ データシート(HTML) 110 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 106Page - Analog Devices AD9546/PCBZ Datasheet HTML 107Page - Analog Devices AD9546/PCBZ Datasheet HTML 108Page - Analog Devices AD9546/PCBZ Datasheet HTML 109Page - Analog Devices AD9546/PCBZ Datasheet HTML 110Page - Analog Devices AD9546/PCBZ Datasheet HTML 111Page - Analog Devices AD9546/PCBZ Datasheet HTML 112Page - Analog Devices AD9546/PCBZ Datasheet HTML 113Page - Analog Devices AD9546/PCBZ Datasheet HTML 114Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 205 page
background image
AD9546
Data Sheet
Rev. 0 | Page 110 of 205
MODULATION TRIGGER
By default, when modulation is in effect for a given Q divider,
the modulator applies the modulation immediately. However, it
is also possible to delay modulation until triggered. To enable
this feature for a given Q divider, use Bit 3 in the register
address shown in Table 70. Logic 0 (default) disables the
triggering feature, whereas Logic 1 enables it.
When enabled, the modulators use the trigger and mode signals
originating within the N shot/PRBS controller (see Figure 68).
The mode behavior differs slightly from that of the N shot/PRBS
controller. Specifically, when N shot request mode (Bit 6 in
Register 0x10D3 for PLL0 or Register 0x14D3 for PLL1) = 0,
instead of the modulator continuously generating periodic
modulation events, it generates only five periodic modulation
events and then stops. Conversely, when N shot request mode
= 1, the modulator continuously generates modulation events
when the N shot request signal (see Figure 68) is Logic 1. This
behavior allows synchronous enable or disable of modulation
events without losing synchronization during modulation.
The modulators, like the N shot generators, provide a retimed
trigger option (see the N Shot Triggering section). However, in
the case of the modulators, retiming relates to modulation
events rather than the carrier clock edges associated with the Q
divider. By default, the retiming block retimes to the carrier
clock edges. To select retiming to modulation events, program
Bit 4 to Logic 1 in Register 0x10D6 (PLL0) or Register 0x14D6
(PLL1).
Q0A
Q0AA
Q0B
TRIGGER
SIGNAL
RETIMED
TRIGGER
N SHOT OUT0AP
N SHOT OUT0AN
N SHOT OUT0BP
TIME
3-OUTPUT CYCLE LATENCY
MINIMUM 48 Q DIVIDER INPUT HALF CYCLES
Figure 81. Trigger Retiming (with Q0AA as the Retiming Q Divider)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com