データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VSC8540XMVRT-HC データシート(PDF) 76 Page - Microchip Technology

部品番号 VSC8540XMVRT-HC
部品情報  Radiation-Tolerant Single Port Fast Ethernet Copper PHY with RGMII/MII/RMII Interfaces
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

VSC8540XMVRT-HC データシート(HTML) 76 Page - Microchip Technology

Back Button VSC8540XMVRT-HC Datasheet HTML 72Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 73Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 74Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 75Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 76Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 77Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 78Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 79Page - Microchip Technology VSC8540XMVRT-HC Datasheet HTML 80Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 87 page
background image
VSC8540RT
DS60001603E-page 76
2022 Microchip Technology Inc. and its subsidiaries
The following illustration shows the SOF indication timing.
FIGURE 8-9:
SOF INDICATION TIMING
8.4.12
SERIAL MANAGEMENT INTERFACE
This section contains the AC specifications for the serial management interface (SMI).
Data to clock output skew (at
PHY) TX_SOF_CLK to TX_SOF
tSKEW_TX_SOF 450
850
ps
TABLE 8-29:
SERIAL MANAGEMENT INTERFACE AC CHARACTERISTICS
Parameter
Symbol Minimum Typical
Maximum
Unit
Condition
MDC frequency1
1. For fCLK above 1 MHz, the maximum rise time and fall time is in relation to the frequency of the MDC clock
period. For example, if fCLK is 2 MHz, the maximum clock rise time and fall time is 50 ns.
fCLK
2.5
12.5
MHz
MDC cycle time
tCYC
80
400
ns
MDC time high
tWH
20
50
ns
MDC time low
tWL
20
50
ns
Setup to MDC rising
tSU
10
ns
Hold from MDC ris-
ing
tH
14
ns
MDC rise time
tR
100
tCYC × 10%1
ns
fCLK <1 MHz
fCLK from 1 MHz to 12.5 MHz
MDC fall time
tF
100
tCYC × 10%1
ns
fCLK <1 MHz
fCLK from 1 MHz to 12.5 MHz
MDC to MDIO valid
tCO
10
300
ns
Time-dependent on the value of
the external pull-up resistor on
the MDIO pin
TABLE 8-28:
START OF FRAME INDICATION AC CHARACTERISTICS (CONTINUED)
Parameter
Symbol
Minimum
Typical
Maximum
Unit
Condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com