| データシートサーチシステム |
|
VSC8540XMVRT-HC データシート(PDF) 13 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
VSC8540XMVRT-HC データシート(HTML) 13 Page - Microchip Technology |
|
13 / 87 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS60001603E-page 13 VSC8540RT SMI MDC 48 I VDDMDIO Management data clock. A 0 MHz to 12.5 MHz reference input is used to clock serial MDIO data into and out of the PHY. SMI MDINT 51 O, OD VDDMDIO Management interrupt signal. These pins can be tied together in a wired-OR configuration with only a single pull-up resistor. SMI MDIO 50 I/O VDDMDIO Management data input/output pin. Serial data is written or read form this pin bi-directionally between the PHY and station manager synchronously on the positive edge of MDC. One external pull-up resistor is required at the station manager. TABLE 3-2: PINS BY FUNCTION |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |