データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LCR1210-R100F データシート(PDF) 53 Page - Skyworks Solutions Inc.

部品番号 LCR1210-R100F
部品情報  SINGLE-CHIP DUAL PROSLIC®
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SKYWORKS [Skyworks Solutions Inc.]
ホームページ  http://www.skyworksinc.com
Logo SKYWORKS - Skyworks Solutions Inc.

LCR1210-R100F データシート(HTML) 53 Page - Skyworks Solutions Inc.

Back Button LCR1210-R100F Datasheet HTML 49Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 50Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 51Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 52Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 53Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 54Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 55Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 56Page - Skyworks Solutions Inc. LCR1210-R100F Datasheet HTML 57Page - Skyworks Solutions Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 59 page
background image
Si32260/1
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
53
Rev. 1.4 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • October 7, 2021
11.3. Thermal via Layout–QFN-47 (6x8 mm)
The thermal via layout rules in section “11.4. Thermal via Layout–QFN-60 (8x8 mm)” for the QFN-60 package
apply, except that it is not required to meet the minimum dimension d > 1.0 mm for the via edge to pin pad metal
spacing, as described in note 4.
11.4. Thermal via Layout–QFN-60 (8x8 mm)
Dimension
Min
Max
d1.00
Kx
5.05
Ky
5.05
Notes:
1. High-Tg PCB materials (Tg ≥ 170 °C) are recommended for Pb-Free reflow profiles, per
standard industry practice.
2. The customer’s PCB design must provide sufficient thermal dissipation for high power
operation of the device. See layout guidelines in application note, “AN381: Si3226x ProSLIC
Designer’s Guide”, for further details.
3. A minimum of eight thermal vias are required in each center pad. The recommended via
diameter is 0.20–0.30 mm (8–12 mils).
4. Thermal vias placed in the center pads must have a minimum spacing of 1.0 mm from the
edge of the via to the closest pin pad metal (d ≥ 1.0 mm).
5. Vias may be placed as desired within the non-hatched area of the center pads.
6. Vias placed within the center pad areas must be either filled, or tented on the top side of the
board, to prevent solder thieving from under the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com