| データシートサーチシステム |
|
C5C5EDELTA-RM/D データシート(PDF) 57 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D データシート(HTML) 57 Page - NXP Semiconductors |
|
57 / 114 page ![]() Pin Descriptions Grouped by Function 57 03 Test Signals Test signals are described in Table 27. During JTAG, SCLK and SCLKX must remain as differential inputs. Table 27 Miscellaneous Test Signals For JTAG, Scan, and Internal Test Routines SIGNAL NAME PIN # TOTAL TYPE I/O SIGNAL DESCRIPTION JTCK B17 1 LVTTL I PD Test Clock JTMS A17 1 LVTTL I PD Test Mode Select. High selects modes as defined in the IEEE 1149.1 JTAG specification. JTRSTX A16 1 LVTTL I PD Test Reset (low active) JTDI C16 1 LVTTL I PD Test Data In JTDO C14 1 LVTTL O Test Data Out JHIGHZ B15 1 LVTTL I PD Turns off all output drivers when High JCLKBYP A15 1 LVTTL I PD 1X or 2X Clock Mode Select. Low selects 1X, High selects 2X. JSE D15 1 LVTTL I PD Scan Enable. High enables scan test. JS00-JS05 C13, B13, A13, B14, A14, C15 6 LVTTL O Scan Out Pins TOTAL PINS 14 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |