| データシートサーチシステム |
|
C5C5EDELTA-RM/D データシート(PDF) 83 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D データシート(HTML) 83 Page - NXP Semiconductors |
|
83 / 114 page ![]() AC Timing Specifications 83 03 Gigabit GMII Ethernet, TBI and MII Interface Timing Specifications The Gigabit GMII Ethernet interface timing is shown in Figure 16 and described in Table 40. The TBI interface timing is shown in Figure 16 and described in Table 41. Figure 16 Gigabit Ethernet and TBI Interface Timing Diagram MII CPn_1 (TCLKI) Cycle 1 Cycle 2 Cycle 3 MII CPn_2-6 (Tx) Tcmt Tcmo MII Tx Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 CPn+2_1 (RCLK) Tcgr Tcgs Tcgh GMII/MII Rx CPn+2_2-6 (Rx) CPn+3_1-6 (Rx) CPn_0 (TCLK) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Tcgt Tcgo GMII / TBI Tx CPn_2-6 (Tx) CPn+1_2-6 (Tx) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Tctr Tctd Tcts Tcth TBI Rx CPn+2_1 (RCLK) CPn+3_1 (RCLKN) CPn+2_2-6 (Rx) CPn+3_2-6 (Rx) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |