データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9380/PCB データシート(PDF) 22 Page - Analog Devices

部品番号 AD9380/PCB
部品情報  Analog/HDMI Dual-Display Interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9380/PCB データシート(HTML) 22 Page - Analog Devices

Back Button AD9380/PCB Datasheet HTML 18Page - Analog Devices AD9380/PCB Datasheet HTML 19Page - Analog Devices AD9380/PCB Datasheet HTML 20Page - Analog Devices AD9380/PCB Datasheet HTML 21Page - Analog Devices AD9380/PCB Datasheet HTML 22Page - Analog Devices AD9380/PCB Datasheet HTML 23Page - Analog Devices AD9380/PCB Datasheet HTML 24Page - Analog Devices AD9380/PCB Datasheet HTML 25Page - Analog Devices AD9380/PCB Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 60 page
background image
AD9380
Rev. 0 | Page 22 of 60
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided to indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF, beginning at
R0x87 contain the new data flag (NDF) information. These
registers contain the same information and all are reset once
any of them are read. Although there is no external interrupt
signal, the user easily can read any of these registers to see if
there is new information to be processed.
TIMING DIAGRAMS
Figure 15 and Figure 16 show the operation of the AD9380.The
output data clock signal is created so that its rising edge always
occurs between data transitions and can be used to latch the
output data externally. There is a pipeline in the AD9380 that
must be flushed before valid data becomes available. This
means six data sets are presented before valid data is available.
DATAIN
P0
P1
P2
P5
P3
P4
P9
P6
P8
P10
P11
P7
HSIN
DATACK
8 CLOCK CYCLE DELAYS
DATAOUT
P0
P1
P2
P3
2 CLOCK CYCLE DELAYS
HSOUT
Figure 15. RGB ADC Timing
DATAIN
P0
P1
P2
P5
P3
P4
P9
P6
P8
P10
P11
P7
HSIN
DATACK
8 CLOCK CYCLE DELAYS
CB/CROUT
B0
R0
B2
R2
YOUT
Y0
Y1
Y2
Y3
2 CLOCK CYCLE DELAYS
NOTES:
1. PIXEL AFTER HSOUT CORRESPONDS TO BLUE INPUT.
2. EVEN NUMBER OF PIXEL DELAYS BETWEEN HSOUT AND DATAOUT.
HSOUT
Figure 16. YCrCb ADC Timing
Table 11.
Port
Red
Green
Blue
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4:4:4
Red/Cr [7:0]
Green/Y [7:0]
Blue/Cb [7:0]
4:2:2
CbCr [7:0]
Y [7:0]
DDR 4:2:2 CbCr Y, Y
DDR G [3:0]1
DDR B [7:4]
DDR B [3:0]
DDR 4:2:2 CbCr [11:0]
4:4:4 DDR
DDR R [7:0]1
DDR G [7:4]
DDR 4:2:2 Y,Y [11:0]
4:2:2 to 12
CbCR [11:0]
Y [11:0]
1 Arrows in the table indicate clock edge. Rising edge of clock =
↑, falling edge = ↓.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com