データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SST25WF080B データシート(PDF) 4 Page - Microchip Technology

部品番号 SST25WF080B
部品情報  8-Mbit, 1.8V, SPI Serial Flash
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST25WF080B データシート(HTML) 4 Page - Microchip Technology

  SST25WF080B Datasheet HTML 1Page - Microchip Technology SST25WF080B Datasheet HTML 2Page - Microchip Technology SST25WF080B Datasheet HTML 3Page - Microchip Technology SST25WF080B Datasheet HTML 4Page - Microchip Technology SST25WF080B Datasheet HTML 5Page - Microchip Technology SST25WF080B Datasheet HTML 6Page - Microchip Technology SST25WF080B Datasheet HTML 7Page - Microchip Technology SST25WF080B Datasheet HTML 8Page - Microchip Technology SST25WF080B Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 44 page
background image
SST25WF080B
DS20005164H-page 4
 2013-2022 Microchip Technology Inc. and its subsidiaries
2.0
PIN DESCRIPTION
FIGURE 2-1:
PIN ASSIGNMENTS
TABLE 2-1:
PIN DESCRIPTION
Symbol
Pin Name
Functions
SCK
Serial Clock
To provide the input/output timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the clock
input, while output data is shifted out on the falling edge of the clock input.
SI
Serial Data Input
To transfer commands, addresses, or data serially into the device.
Inputs are latched on the rising edge of the serial clock.
SO
Serial Data Output To transfer data serially out of the device.
Data is shifted out on the falling edge of the serial clock.
SIO[0:1]
Serial Data Input/
Output for Dual I/O
Mode
To transfer commands, addresses, or data serially into the device, or data out of
the device. Inputs are latched on the rising edge of the serial clock. Data is
shifted out on the falling edge of the serial clock. These pins are used in Dual
I/O mode
CE#
Chip Enable
The device is enabled by a high to low transition on CE#. CE# must remain low
for the duration of any command sequence. The device is deselected and
placed in Standby mode when CE# is high.
WP#
Write Protect
The Write Protect (WP#) pin is used to enable/disable BPL bit in the status reg-
ister.
HOLD#
Hold
To temporarily stop serial communication with SPI Flash memory while device
is selected.
VDD
Power Supply
To provide power supply voltage: 1.65V-1.95V for SST25WF080B
VSS
Ground
8-Lead SOIC
8-Contact USON
1
2
3
4
8
7
6
5
CE#
SO/SIO1
WP#
VSS
VDD
HOLD#
SCK
SI/SIO0
1
2
3
4
8
7
6
5
CE#
SO/SIO1
WP#
VSS
Top View
VDD
HOLD#
SCK
SI/SIO0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com