データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SST25WF080B データシート(PDF) 12 Page - Microchip Technology

部品番号 SST25WF080B
部品情報  8-Mbit, 1.8V, SPI Serial Flash
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST25WF080B データシート(HTML) 12 Page - Microchip Technology

Back Button SST25WF080B Datasheet HTML 8Page - Microchip Technology SST25WF080B Datasheet HTML 9Page - Microchip Technology SST25WF080B Datasheet HTML 10Page - Microchip Technology SST25WF080B Datasheet HTML 11Page - Microchip Technology SST25WF080B Datasheet HTML 12Page - Microchip Technology SST25WF080B Datasheet HTML 13Page - Microchip Technology SST25WF080B Datasheet HTML 14Page - Microchip Technology SST25WF080B Datasheet HTML 15Page - Microchip Technology SST25WF080B Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 44 page
background image
SST25WF080B
DS20005164H-page 12
 2013-2022 Microchip Technology Inc. and its subsidiaries
5.3
Fast-Read Dual Output (40 MHz)
The Fast-Read Dual-Output (3BH) instruction outputs
data up to 40 MHz from the SIO0 and SIO1 pins. To ini-
tiate the instruction, execute an 8-bit command (3BH)
followed by address bits A23-A0 and a dummy byte on
SI/SIO0. Following a dummy cycle, the Fast-Read
Dual-Output instruction outputs the data starting from
the specified address location on the SIO1 and SIO0
lines. SIO1 outputs, per clock sequence, odd data bits
D7, D5, D3, and D1; and SIO0 outputs even data bits
D6, D4, D2, and D0. CE# must remain active-low for
the duration of the Fast-Read Dual-Output instruction
cycle. See Figure 5-3 for the Fast-Read Dual-Output
sequence.
The data output stream is continuous through all
addresses until terminated by a low-to-high transition
on CE#. The internal address pointer will automatically
increment until the highest memory address is
reached. Once the highest memory address is
reached, the address pointer automatically increments
to the beginning (wraparound) of the address space.
For 8-Mbit density, once the data from address location
FFFFFH has been read the next output will be from
address location 000000H.
FIGURE 5-3:
FAST-READ DUAL OUTPUT SEQUENCE
CE#
SIO1
SIO0
SCK
012 34 5 6 7 8
28 29 30 31
MSb
MODE 3
MODE 0
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
6
4
20 6
4
20 6
4
20
6
4
20
75
3
1
75
3 1
75
3 1
75
3 1
24-Bit Address
Dummy Cycle
DOUT
MSb
DOUT
MSb
DOUT
MSb
DOUT
3B
N
N+1
N+2
N+3
IO, Switches from Input to Output
X
ADD.
ADD.
ADD.
15 16
High-Impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com