| データシートサーチシステム |
|
AD9913/PCBZ データシート(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9913/PCBZ データシート(HTML) 6 Page - Analog Devices |
|
6 / 32 page ![]() AD9913 Data Sheet Rev. E | Page 6 of 32 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS NOTES 1. EXPOSED PAD SHOULD BE SOLDERED TO GROUND. PS2/ADR5/D5 PS1/ADR4/D4 PS0/ADR3/D3 DVDD DGND ADR2/D2 ADR1/D1 ADR0/D0 1 2 3 4 5 6 7 8 RSET AGND AVDD AGND IOUT IOUT AGND AVDD 24 23 22 21 20 19 18 17 AD9913 TOP VIEW (Not to Scale) Figure 3. Pin Configuration Table 3. Pin Function Descriptions Pin No. Mnemonic I/O Description 1 PS2/ADR5/D5 I/O Multipurpose pin: Profile Select Pin (PS2) in Direct Switch Mode, Parallel Port Address Line (ADR5), and Data Line (D5) to program registers. 2 PS1/ADR4/D4 I/O Multipurpose pin: Profile Select Pin (PS1) in Direct Switch Mode or Linear Sweeping Mode, Parallel Port Address Line (ADR4), and Data Line (D4) to program registers. 3 PS0/ADR3/D3 I/O Multipurpose pin: Profile Select Pin (PS0) in Direct Switch Mode or Linear Sweeping Mode, Parallel Port Address Line (ADR3), and Data Line (D3) to program registers. 4 DVDD I Digital Power Supply (1.8 V). 5 DGND I Digital Ground. 6 ADR2/D2 I/O Parallel Port Address Line 2 and Data Line 2. 7 ADR1/D1 I/O Parallel Port Address Line 1and Data Line 1. 8 ADR0/D0 I/O Parallel Port Address Line 0 and Data Line 0. 9 SYNC_CLK O Clock Out. The profile pins [PS0:PS2] and the IO_UPDATE pin (Pin 27) should be set up to the rising edge of this signal to maintain constant pipe line delay through the device. 10 SER/PAR I Serial Port and Parallel Port Selection. Logic low = serial mode; logic high = parallel mode. 11, 15, 18, 21, 23 AGND I Analog Ground. 12, 16, 17, 22 AVDD I Analog Power Supply (1.8 V). 13 REF_CLK I Reference Clock Input. See the REF_CLK Overview section for more details. 14 REF_CLK I Complementary Reference Clock Input. See the REF_CLK Overview section for more details. 19 IOUT O Open Source DAC Complementary Output Source. Current mode. Connect through 50 Ω to AGND. 20 IOUT O Open Source DAC Output Source. Current mode. Connect through 50 Ω to AGND. 24 RSET I Analog Reference. This pin programs the DAC output full-scale reference current. Attach a 4.64 kΩ resistor to AGND. 25 MASTER_RESET I Master Reset, Digital Input (Active High). This pin clears all memory elements and reprograms registers to default values. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |