ICS9FG104 datasheet(10/17 Pages) IDT

10 / 17 page

IDTTM/ICSTM

Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA

ICS9FG104

REV K 04/12/07

ICS9FG104

Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA

Absolute Max

Electrical Characteristics - Input/Supply/Common Output Parameters

Symbol

Parameter

Min

Max

Units

VDD_A

3.3V Core Supply Voltage

VDD + 0.5V

VDD_In

3.3V Logic Input Supply Voltage

GND - 0.5

VDD + 0.5V

Storage Temperature

-65

150

°C

Tambient

Ambient Operating Temp

°C

Tcase

Case Temperature

115

°C

ESD prot

Input ESD protection

human body model

2000

TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS NOTES

Input High Voltage

VIH

3.3 V +/-5%

DD + 0.3

Input Low Voltage

VIL

3.3 V +/-5%

SS - 0.3

0.8

Input High Current

IIH

VIN = VDD

-5

IIL1

VIN = 0 V; Inputs with no pull-

up resistors

-5

IIL2

VIN = 0 V; Inputs with pull-up

resistors

-200

Full Active, CL = Full load;

f = 400 MHz

125

150

Full Active, CL = Full load;

f = 100 MHz

110

125

All outputs stopped driven

106

120

All outputs stopped Hi-Z

Input Frequency

VDD = 3.3 V

MHz

Pin Inductance

Lpin

7nH

CIN

Logic Inputs

1.5

COUT

Output pin capacitance

Clk Stabilization

1,2

TSTAB

From VDD Power-Up and after

input clock stabilization to 1st

clock

1.8

1,2

Modulation Frequency

fMOD

Triangular Modulation

kHz

DIF output enable

tDIFOE

DIF output enable after

DIF_Stop# de-assertion

Input Rise and Fall times

tR/tF

20% to 80% of VDD

1Guaranteed by design, not 100% tested in production.

2See timing diagrams for timing requirements.

3 Input frequency should be measured at the REFOUT pin and tuned to ideal 14.31818MHz or 25 MHz to

meet

Input/Output

Capacitance

Input Low Current

IDD3.3STOP

IDD3.3OP

Operating Supply Current

ICS9FG104 データシート(PDF) 10 Page - Integrated Device Technology

ICS9FG104 データシート(HTML) 10 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

データシートダウンロード