データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADR02 データシート(PDF) 23 Page - Analog Devices

部品番号 ADR02
部品情報  Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADR02 データシート(HTML) 23 Page - Analog Devices

Back Button ADR02 Datasheet HTML 19Page - Analog Devices ADR02 Datasheet HTML 20Page - Analog Devices ADR02 Datasheet HTML 21Page - Analog Devices ADR02 Datasheet HTML 22Page - Analog Devices ADR02 Datasheet HTML 23Page - Analog Devices ADR02 Datasheet HTML 24Page - Analog Devices ADR02 Datasheet HTML 25Page - Analog Devices ADR02 Datasheet HTML 26Page - Analog Devices ADR02 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
Preliminary Technical Data
AD5762R
Rev. PrA | Page 23 of 33
VOUT
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
I/V AMPLIFIER
LDAC
SDO
SDIN
16-BIT
DAC
VREFIN
SYNC
INPUT
REGISTER
SCLK
Figure 40. Simplified Serial Interface of Input Loading Circuitry
for One DAC Channel
TRANSFER FUNCTION
Table 6 shows the ideal input code to output voltage
relationship for the AD5762R for both offset binary and twos
complement data coding.
Table 6. Ideal Output Voltage to Input Code Relationship for
the AD5762R
Digital Input
Analog Output
Offset Binary Data Coding
MSB
LSB
VOUT
1111
1111
1111
1111
+2 VREFIN × (32767/32768)
1000
0000
0000
0001
+2 VREFIN × (1/32768)
1000
0000
0000
0000
0 V
0111
1111
1111
1111
−2 VREFIN × (1/32768)
0000
0000
0000
0000
−2 VREFIN × (32767/32768)
Twos Complement Data Coding
MSB
LSB
VOUT
0111
1111
1111
1111
+2 VREFIN × (32767/32768)
0000
0000
0000
0001
+2 VREFIN × (1/32768)
0000
0000
0000
0000
0 V
1111
1111
1111
1111
−2 VREFIN × (1/32768)
1000
0000
0000
0000
−2 VREFIN × (32767/32768)
The output voltage expression for the AD5762R is given by
⎥⎦
⎤
⎢⎣
⎡
×
+
×
−
=
65536
4
2
D
V
V
V
REFIN
REFIN
OUT
where:
D is the decimal equivalent of the code loaded to the DAC.
VREFIN is the reference voltage applied at the REFA, REFB pins.
ASYNCHRONOUS CLEAR (CLR)
CLR is a negative edge triggered clear that allows the outputs to
be cleared to either 0 V (twos complement coding) or negative
full scale (offset binary coding). It is necessary to maintain CLR
low for a minimum amount of time (see Figure 2) for the
operation to complete. When the CLR signal is returned high,
the output remains at the cleared value until a new value is
programmed. If at power-on CLR is at 0 V, then all DAC
outputs are updated with the clear value. A clear can also be
initiated through software by writing the command 0x04XXXX
to the AD5762R.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com