データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TSC2017 データシート(PDF) 6 Page - Texas Instruments

部品番号 TSC2017
部品情報  12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with I2C™ Interface
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI2 [Texas Instruments]
ホームページ  https://www.ti.com
Logo TI2 - Texas Instruments

TSC2017 データシート(HTML) 6 Page - Texas Instruments

Back Button TSC2017 Datasheet HTML 2Page - Texas Instruments TSC2017 Datasheet HTML 3Page - Texas Instruments TSC2017 Datasheet HTML 4Page - Texas Instruments TSC2017 Datasheet HTML 5Page - Texas Instruments TSC2017 Datasheet HTML 6Page - Texas Instruments TSC2017 Datasheet HTML 7Page - Texas Instruments TSC2017 Datasheet HTML 8Page - Texas Instruments TSC2017 Datasheet HTML 9Page - Texas Instruments TSC2017 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 38 page
background image
t
HD, STA
t
SU, DAT
t
HD, DAT
t
SU, STA
t
SU, STO
t
HD, STA
t
LOW
t
HIGH
t
R
t
F
t
BUF
SDA
START
CONDITION
START
CONDITION
STOP
CONDITION
REPEATED
START
CONDITION
SCL
TSC2017
SBAS472 – DECEMBER 2009
www.ti.com
TIMING INFORMATION
Figure 1. Detailed I/O Timing
TIMING REQUIREMENTS
All specifications typical at –40°C to +85°C, VDD = 1.6V, unless otherwise noted.
2-WIRE STANDARD MODE PARAMETERS
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Reset low time
tWL(RESET)
3.6V
≥ VDD ≥ 1.6V
200
ns
TIMING REQUIREMENTS: I
2C Standard Mode (SCL = 100kHz)
All specifications typical at –40°C to +85°C, VDD = 1.6V, unless otherwise noted.
TWO-WIRE STANDARD MODE PARAMETERS
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SCL clock frequency
fSCL
0
100
kHz
Bus free time between a STOP and START condition
tBUF
4.7
μs
Hold time (repeated) START condition
tHD, STA
4.0
μs
Low period of SCL clock
tLOW
4.7
μs
High period of the SCL clock
tHIGH
4.0
μs
Setup time for a repeated START condition
tSU, STA
4.7
μs
Data hold time
tHD, DAT
0
3.45
μs
Data setup time
tSU, DAT
250
ns
Rise time for both SDA and SCL signals (receiving)
tR
Cb = total bus capacitance
1000
ns
Fall time for both SDA and SCL signals (receiving)
tF
Cb = total bus capacitance
300
ns
Fall time for both SDA and SCL signals (transmitting)
tF
Cb = total bus capacitance
250
ns
Setup time for STOP condition
tSU, STO
4.0
μs
Capacitive load for each bus line
Cb
Cb = total capacitance of one bus line in pF
400
pF
8 bits
40 SCL + 127 CCLK, VDD = 1.8V
434.7
μs
Cycle time
12 bits
49 SCL + 148 CCLK, VDD = 1.8V
570.9
μs
8 bits
VDD = 1.8V
2.3
kSPS
Effective throughput
12 bits
VDD = 1.8V
1.75
kSPS
8 bits
VDD = 1.8V
16.1
kHz
Equivalent rate = effective throughput × 7
12 bits
VDD = 1.8V
12.26
kHz
6
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TSC2017



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com