74LVC2G240

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 8 — 8 April 2013

9 of 22

NXP Semiconductors

74LVC2G240

Dual inverting buffer/line driver; 3-state

12. Waveforms

Measurement points are given in Table 9.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 7.

The data input (nA) to output (nY) propagation delays

mna960

tPLH

tPHL

VM

VM

VM

VM

nY output

nA input

VI

GND

VOH

VOL

Measurement points are given in Table 9.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 8.

3-state enable and disable times

mna961

tPLZ

tPHZ

outputs

disabled

outputs

enabled

VY

VX

outputs

enabled

output

LOW-to-OFF

OFF-to-LOW

output

HIGH-to-OFF

OFF-to-HIGH

nOE input

VOL

VOH

VCC

VI

VM

GND

GND

tPZL

tPZH

VM

VM

Table 9.

Measurement points

Supply voltage

Input

Output

VCC

VM

VM

VX

VY

1.65 V to 1.95 V

0.5

 V

CC

0.5

 V

CC

VOL + 0.15 V

VOH  0.15 V

2.3 V to 2.7 V

0.5

 V

CC

0.5

 V

CC

VOL + 0.15 V

VOH  0.15 V

2.7 V

1.5 V

1.5 V

VOL + 0.3 V

VOH  0.3 V

3.0 V to 3.6 V

1.5 V

1.5 V

VOL + 0.3 V

VOH  0.3 V

4.5 V to 5.5 V

0.5

 V

CC

0.5

 V

CC

VOL + 0.3 V

VOH  0.3 V