| データシートサーチシステム |
|
ST10R172L データシート(PDF) 64 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10R172L データシート(HTML) 64 Page - STMicroelectronics |
|
64 / 68 page ![]() 64/68 ST10R172L - ELECTRICAL CHARACTERISTICS 1 The ST10R172L is reset in its default state asynchronously with RSTIN. The internal RAM content may be altered if an internal write access is in progress. 2 On power-up, RSTIN must be asserted t79 after a stabilized CPU clock signal is available. 3 Internal pullup devices are active on the PORT0 lines, so - input level is high if the respec- tive pin is left open - or is low if the respective pin is connected to an external pulldown device. 4 The ST10R172L starts execution here at address 00’0000h. 5RSTOUT stays active until execution of the EINIT (end of initialization) instruction. 6 Activation of the IO pins is controlled by software Figure 24 External asynchronous hardware reset (power-up reset): Vpp low RSTIN PORT1 (Demux Bus) t76 PORT0 t75 4) Internal Reset Signal t73 3) t792) t74 ALE RD, WR RSTOUT 5) Other IOs 6) t77 t78 1) 1 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |