HD64F2149YV datasheet(124/1075 Pages) RENESAS

部品番号	HD64F2149YV

部品情報	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

メーカー	RENESAS [Renesas Technology Corp]

ホームページ	http://www.renesas.com

Logo

124 / 1075 page

Section 4 Exception Handling

Rev. 3.00 Jan 18, 2006 page 96 of 1044

REJ09B0280-0300

Address bus

Vector fetch

Internal

processing

Fetch of

first program

instruction

(1) (3) Reset exception vector address ((1) = H'0000, (3) = H'0001)

(2) (4) Start address (contents of reset exception vector address)

(5)

Start address ((5) = (2) (4))

(6)

First program instruction

RES

(1)

(5)

High

(2)

(4)

(3)

(6)

HWR, LWR

D15 to D8

Note: * 3 program wait states are inserted.

Figure 4.3 Reset Sequence (Mode 1)

4.2.3

Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and

CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests,

including NMI, are disabled immediately after a reset. Since the first instruction of a program is

always executed immediately after the reset state ends, make sure that this instruction initializes

the stack pointer (example: MOV.L #xx:32, SP).

HD64F2149YV データシート(PDF) 124 Page - Renesas Technology Corp

HD64F2149YV データシート(HTML) 124 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード